SHARP

SERVICE MANUAL

CODE: 00ZPC4641SM-E




PERSONAL COMPUTER

PC-4641 MODEL PC-4602

CONTENTS ·

CHAPTER 1. OVERVIEW 1
CHAPTER 2. GENERAL INFORMATION
CHAPTER 3. MAIN BOARD OPERATION
CHAPTER 4. LCD UNIT
CHAPTER 5. HARD DISK INTERFACE & HARD DISK DRIVE 23
CHAPTER 6. POWER SUPPLY CIRCUIT
CHAPTER 7. APPENDICES (EXPLANATION OF LSI)
CHAPTER 8. CIRCUIT DIAGRAM & PARTS POSITION
PARTS LIST & GUIDE



CHAPTER 1. OVERVIEW

1. Scope

This manual is covered for PC4602 and PC4641 CPU and hard disk

For detailed information on other auxiliary equipment and options (list following), please refer to the separate service manuals provided for each devices.

- · Service-man Diagnostic Manual
- CRT adaptor (CE-451A)
- EP-ROM card (CE452B)
- MODEM card (CE451M)
- MFD unit (CE452F)
- EMS card (CE453B)
- Floppy disk drive (FD-235F)

2. Special service tools


Part code	Price Rank	Tool name
UKOGC3045CSZZ	BF	Service-man Diagnostic media
00G1490051603	CP	Alignment media
00G1490051701	CE	Level disk
UKOG-1055ACZZ	AV	Extension cable for FDD unit
	UKOGC3045CSZZ 00G1490051603 00G1490051701	Part code Rank UKOGC3045CSZZ BF 00G1490051603 CP 00G1490051701 CE

3. Service method

1) Replacing the EL backlight

NOTE: The POWER switch must be turned off before replacing the EL backlight. Pay attention that a high voltage is on the EL backlight.

- Remove the cosmetic sheet, then the CAB-D holding two screws.
- Unfasten the cabinet-D from the cabinet-C after releasing latches at seven locations.
- 3. Unfasten the EL backlight connector.
- 4. Remove the LCD from the CAB-C (2 screws).
- 5. Remove the bracket from the LCD.
- Slide the EL backlight towards right to remove. Then, replace it with a new one.



NOTE: Do not use the cosmetic sheet once removed. Be sure to use the new one.

2) HD INTERFACE AND HD DRIVE

The interface board and the HD drive unit can be replaced only in whole unit, but not in part. When they are diagnosed to be defective by the diagnostic program (UKOGC3045CSZZ), replace the whole unit of them.

4. Cautions

- Although the CE-451A CRT adaptor board is an option for the PC-4600, it comes standard for the US version PC-4600. For more information about the wiring schematics and parts layout, refer to the CE-451A Service Manual (00ZCE451ASM-E).
- Cosmetic sheet
 Do not use the cosmetic sheet once removed. Be sure to use the
 new one.
- 3) Deposit of a paint dust on the back of the cabinet may fall on the PWB when the machine is disassembled and re-assembled for servicing and it may then cause a machine malfunction. To avoid this, the machine internal must be cleaned whenever the machine is disassembled.

CHAPTER 2. GENERAL INFORMATION

1. General information

PC-4600 series are compact and lightweight laptop computers. They pack the power and sophistication of desk-top models into the laptop size.

In order to attain the high performance, this computer accommodates large and high contrast Supertwist LCD with the EL backlight, 3-1/2" floppy disk drive, 3-1/2" hard disk drive, and well-packed 90-key full keyboard. The display provides clear test and graphics in 640 by 400 dots especially by supporting 4-shades of gray (tiling) and 8 x 16 dots (character box) characters.

Further, PC-4641 incorporates a 40MB hard disk drive in its unit and accomplish battery operation. The full-size step-sculptured keyboard provides 90 keys, enhancing the ease of use with separate numeric keypad, separate function and cursor keys.

The main unit includes i80188 compatible CPU running at 10MHz, socket for coprocessor, 640KB RAM standard expandable to 1.6MB, a serial interface, a parallel printer interface, an external FDD interface. The internal options include modem card with a serial interface (for US/Canada only), color/monochrome CRT adaptor, ROM disk card, and 1MB EMS memory card. The external expansions include 5-1/4" 360KB floppy disk drive unit and carrying case.

The newly revised original BIOS assures the execution of numerous applications with the combination of MS-DOS 3.3 operating system.

PC-4600 series consists of the following 2 models:


*PC-4602: 640KB RAM; two 3-1/2" 720KB FDDs; display w/ backlight; 90-key keyboard; serial interface; parallel interface; external 5-1/4" FDD (360KB) interface; MS-DOS 3.30/GW-BASIC 3.22

*PC-4641: 640KB RAM; a 3-1/2" 720KB FDD; a 40MB HDD; display w/ backlight; 90-key keyboard; serial interface; parallel interface; external 5-1/4" FDD (360KB) interface; MS-DOS 3.30/GW-BASIC 3.22

PC-4641

2. System Configuration (IEOMA EOAHAHI) (III) At the visual production of the call state of the call s

2-1. System block diagram



2-2. Specification

2-2-1. Main unit

CPU : NEC V40 (i80188 compatible)

CPU clock speed - 10MHz (7.16MHz when

coprocessor is installed.)

System speed - Standard/Slow selectable on set-up

menu

Coprocessor: Socket for i8087-1 (10MHz version)

NOTE: CPU clock speed is changed to 7.16MHz

automatically when coprocessor is installed. When it is removed, CPU clock speed is

changed to 10MHz automatically.

Memory: ROM -- 64KB

including BIOS, set-up functions, CG, self check,

etc

512K bits EP-ROM (27C512 type) x 1 piece

RAM - 640KB standard

256K bits (64K x 4 bits) DRAM x 20 pieces

without parity

expandable up to 1.6MB with the optional 1MB

EMS memory card (EMS 3.2)

VRAM - 128KB

Display : full-size large supertwist LCD with EL backlight

Text -- 80 char. x 25 lines, 8 x 16 dots char. Box Graphics -- 640 x 400 pixels, 4-shades of gray (tiling)

Aspect ratio - 1:1

Emulation - CGA/MDA/AT&T 640 x 400 Graphics

Screen size – 233(w) x 147(h) mm LCD active area – 230(w) x 144(h) mm

LCD contrast and backlight brightness are adjus-

table by each volume

Not detachable

90 - 129 degrees tilt angle adjustment

EL backlight

– white color

- life: Approx. 2,000 hours (until luminescent

brightness becomes half)

- can be replaced by service man (service parts)

Data storage: PC-4602 - two side-mounted 3-1/2" 720KB FDD

upper: A drive, lower: B drive

PC-4641 - one side-mounted 3-1/2" 720KB FDD

one internal 3-1/2" 40MB HDD

upper: HDD (C drive), lower: FDD (A

drive)

(FDD/HDD on the same side)

HDD – average access time: 45 msec

power save management:

can be set "Time-Out*" on set-up menu Always ON/2 minutes/5 minutes/10

minutes

*: spindle motor of HDD will be controlled by the value of "Time-Out"

Keyboard : full-size 90-key step-sculpture keyboard

separate numeric keypad (with numeric +/- key)

separate cursor keys

10 programmable function keys

LEDs for Num Lock, Scroll Lock, and Caps Lock

Set-Up key for pop-up set-up menu

Cylindrical keytop With click mechanizm Not detachable

Interface : Serial (RS-232C) x 1 port (D-SUB 9 pin, male con-

nector)

Parallel (Centronics) x 1 port (D-SUB 25 pin, female

connector)

External 5-1/4" FDD (360KB) x 1 port (D-SUB 25

pin, female connecter)

I/O slot

: Sharp proprietary slot x 2

- 1 slot for color/monochrome CRT adaptor, ROM

disk card or

1MB EMS memory card (EMS 3.2)

- 1 slot for modem/SiO card (for US/Canada only)

or SIO card

Power Supply: Rechargeable lead battery

 low battery warning low battery indicator

alarm AC adaptor

> PC-4602/4641: EA-452V IN : local voltage

OUT : DC 9V, 2.5A

Dimension : 115(w) x 67(d) x 55(h) mm

Weight: Approx. 425g

Volume : LCD contrast volume

Backlight brightness volume

Switch : Power ON/OFF button (software switch)

5 dip switches

Dip Switch Label	Feature	Initial setting
1	System all reset ON/OFF	OFF
2	Not used	OFF
3	Speaker Volume LOW/HIGH	OFF (HIGH)
4	Speaker Control (without alarm) ON/OFF	ON
5	Alarm Control (Low Battery/Shut off Alarm) ON/OFF	ON

NOTE: User cannot use dip switches in PC-4600

for SEEG.

(for SEMKO, System all reset: Remove the

lead battery)

Shut off alarm switch (alarm when upper

cabinet is shut during power on.)

LED indicator: Power (green); low battery (red);

PC-4602 – drive A (green); drive B (green) PC-4641 – floppy disk (green); hard disk (green) Caps Lock (green); Num Lock (green); Scroll Lock

(green)

Other : Carrying handle; speaker; display lock slide-switch x

2

Dimension : 12-1/8(w) x 13-3/4(d) x 3-1/4(h) inch

307(w) x 348(d) x 81(h) mm

(high: cushion rubber on the bottom cabinet in-

cluded, without cushion rubber: 78mm)

NOTE: Above dimension is equal to PC-4500

series.

(with cushion rubber: 81(h) mm, without

cushion rubber: 76(h) mm)

Weight: PC-4602 - 4.9kg (SEC) or 4.85kg (except for SEC)

PC-4641 - 5.5kg (SEC) or 5.45kg (except for SEC)

(with battery, without AC adaptor)

battery: Approx. 800g

AC adaptor (EA-452V): Approx. 425g

Software Manual : MS-DOS 3.30/GW-BASIC 3.22

: Operation Manual (MS-DOS/GW-BASIC quick

reference included)

Optional MS-DOS and GW-BASIC manuals

2-2-2. Option

Internal Options: HO amout when reton and that it -

CE-451A color/monochrome CRT adaptor [3]

color/monochrome 2 modes supported

color: CGA (640 x 200 pixels)

monochrome: MDA (720 x 350 pixels) color/monochrome mode is selected by set-up functions.

Children demonsorarida .

- 2 character sets (CG1/CG2) supported CG1: general pot pottative and we

CG2: Denmark/Norway

CG1/CG2 is selected by short-pin switch on the card.

- Serial (RS-232C) x 1 port (D-SUB 25pin, male connector)

PO Kelibackas - E V KECK.

dealer option Add Add Co.

NOTE: Max: SIO 2 ports available when CE-451B installed.

1. Standard SIO (D-SUB 9pin, male connector)

2. SIO on the optional CE-451B SIO card (D-SUB 25pin,

male connector).

CD-452B ROM disk card first to the control of the c

- used as max. 768KB ROM disk acquisition of

6 sockets for 1M bits EP-ROM

M bits EP-ROM available on the market

- EP-ROM program in VAR

utility software and technical document supplied by SHARP

2 types of EP-ROM (mask ROM compatible or JEDEC type) available on the market

switchable by the slide-switch on the CE-452B card

the following EP-ROM/chips can be used;

	Mask-ROM compatible	JEDEÇ
Toshiba	TC571001D-20	TC571000D-20
NEC	μPD27C1000D-20	μPD27C1001D-20
Fujitsu''	MBM27C1000-20	MBM27C1001-20
տի Mitsubishi ը թույլ	M5M27C100K-20	M5M27C101K-20

with installation instructions 11 of 12 of

- with installation instructions

CE-453B EMS memory card

1MB EMS 3.2 memory card and EMS 3.2 software

- with operation manual has a second of the second of the

CE-451M modern card (for US/Canada only)

- mode/SIO,2 functions supported mode: 300/1200 BPS; Bell 103/212A;

Hayes compatible command set

SIO: RS-232C x 1 port (D-SUB 25 pin, male connector) modem/SIO function is selected by set-up functions

dealer option

with installation instructions

NOTE: Max. SIO 2 ports available when CE-451M is installed and used as a SIO.

1. Standard SIO (D-SUB 9 pin, male connector)

 $M(M_{\rm p}) = 0.03$

2. SIO on the optional CE-451M modem card (D-SUB 25 pin, male connector)

External options:

CE-452F 5-1/4" FDD unit (without SEEG)

- 5-1/4" FDD (360KB) x 1

AC power

- with I/F cable **ទី** ១០៩៩៣ ស្នង (22-12-14) បាន ប

CE-451C carrying case

- soft case with shoulder strap

Manual:

Manual:

CE-461S;MS-DOS/GW-BASIC manual set

MS-DOS 3.3 manual

 GW-BASIC 3.2 manual SEEG options:

CE-460KE/F/W/M/S key top kit

key top (E: 20, F: 25, W: 21, M: 21, S: 26 pieces)

tool for pulling up the key top

CE-460SE/F/G/I operation manual

- PC-4602/4641 operation manual

(E: English, F: French, G: German, I: Italian) and mindel (Feb. 3)

NOTE: CE-451A Color/monochrome CRT adaptor (CE-451A) is a are by estandard for SEC only. ; , , e.g. are greated by

2-2. Specification

Take: N

Challyter randspectation The state of the block will be shaped 3. Through a 40 by 3.

on steam in <mark>detO</mark> (1010 belong to de we

Wall, visit in the safety at the hard back of the effect יונד המלומר (נון על מכוד מסיינים מביר מיון בי ובישיטוני

a Survey of the William Carlo and Caust Mindous demonstration on between

10000 in the entropy of the second

e e acadal alt. Ostrat permene en color e e elle Price SCOKE NEEDS and

MARK SERVICE SERVICES rainsa aucunita

Not early Agreement with American Special and a great additional great and additional great additional great and additional great additional great and additional great additiona Maring the part of the

Programme Control of the Mark State of the Control بعوشوات كأرب والأستانية بالمتعالم

Commence of the second

and the state of t A Charles and

And the second


and the Bushings of the Co man promise in the and the and the control $r = (1, \dots, M_{\rm max}, (1, \dots, M_{\rm max}), 1, \dots, M_{\rm max})$

Committee of the property of the committee of the committ own at the actionic rensiable? W

海生品组织 机 المحاورين والمستحري والمعاور والمعاور والمعاور والمتابع والمعاور والمعاور والمعاور والمعاور والمعاور

and in place of the place of the second to the ditalian Talian

าร์เลียงเกราะ เป็นเทศ แก



3-1. Memory and I/O map

3-1-1. Memory map for the PC-4600 system




Fig. 3-1 Overall memory map

3-1-2. IO/MAP

'	•
Register	IO Address
Emulated DMA Controller	00H0FH
V40DMA Controller	10H1FH
Interrupt Controller	20H3FH
System Timer	40H5FH
PPI	60H62H
NMI Mask	A0HBFH
Asynchronous Communication (Secondary)	2F8H2FFH
Hard Disk	320H323H
Parallel Port	378H37FH
Parallel Port	3BCH3BEH
VIDEO IO	3B0H3BBH
VIDEO IO	3BFH
VIDEO IO	3C0H3CFH
VIDEO IO	3D0H3DFH
FLOPPY DISK IO	3F0H3F7H
Asynchronous Communication (Primary)	3F8H3FFH
V40 System IO	FFF0HFFFFH

3-2. Clock generator

The clock generator is included in LZ95H12, and connected with two crystal oscillators of 14.31818MHz and 20MHz.

The two clocks pass through the clock select circuit in LZ95H12, and one of them is outputted from X1 terminal to V40°X1 terminal. The details are shown in Fig. 3-2.





Fig. 3-2 Overall clock generate circuit

The frequency of the clock supplied from LZ95H12 X1 terminal to V40 is determined according to the states of bit 3 (OSCSPD1) and bit 2 (OSCSPD0) of the IO port (7BH) in LZ95H12 as shown below.



Assertion of the RESET signal will reset OSCSPD [0.1]. IF 8087 is not installed, ROM-BIOS sets OSCSPD0.

When setting OSCSPD0, the shift to frequency of 10MHz is made with no glitches, thus avoiding the need to reset the system.

3-3. Reset circuit




Fig. 3-3 Reset control circuit

The SCM can be reset in one of the following two ways.

- When VGG turns on, a high state of signal is sent to the line ACL of the SCM from the differentiation circuitry composed of a capacitor and resistor.
- When the dip switch-1, located at the lower side of the machine, set ON, it causes the ACL input high to reset the SCM. Operation starts when it turned off.

With-depression of the ON/OFF switch while the machine is off or a hardware reset is given (simultaneous depression of CTRL, ALT, SETUP keys), VCC is turned active and RESET is forced high. The V40 synchronizes an async signal RESET with the internal clock and sends it out as an active high signal.

The former (RESET) is sent to the V40 and 50-pin slot, and the latter (RESET) to the LZ95H12, LZ93J21, TC8566F, 82C50AV, 34-pin slot, hard disk controller, and the expansion box connector to reset with.

3-4. Interrupt control

Eight maskable interrupts and one non-maskable interrupt are provided.

- NMI is set high by the LZ95H12 when a specific I/O is accessed.
- Maskable interrupt may be caused in one of the following:

Number	Usage	Originating device
	Keyboard -	LZ95H12
3	Asynchronous communication (Secondary)	INICOCOTO
4	Asynchronous communication (Primary)	INS82C50A
5	Hard disk	Hard disk controller
6	Floppy disk	TC8566F
7	Parallel printer	- LZ93J21-

3-5. Bus configuration

The PC-4600 system uses the forrowing two buses.

- 1) CPU (AD) bus
- 2) System Data (SD) bus

The bus configuration is shown in Figure 3-4.




Fig. 3-4 Bus configuration

3-6. Memory

3-6-1. Block diagram




Fig. 3-5 RAM section block diagram

3-6-2. LZ95H12 address assignment

RAS and CAS are generated from LZ95H12. RASO is set active if RAS is even address or RAS1 active if RAS is odd address.


CAS signal is assigned to CASO ~ CAS4 as shown in Table 3-1.

Table 3-1

		Inp	out								Outp	ut		
A19	A18	A17	A16	A0	REFRQ	RAS0	RAS1	CASO	CAST	CAS2	CAS3	CAS4	ROMCE	
Х	Х	Х	Χ	X	0	0	O	1	1	1	1	1	1	REFRESH
1	1	1	1	Х	1	1	1	1	1	1	1	1	0	F0000H-FFFFFH
0	0	0	Х	0	1	0	1	0	1	1	1	1	1	00000H~1FFFFH even
0	0	0	Χ	1	1	1	0	0	1	1	1	1	1	00000H~1FFFFH odd
0	0	1	Х	0	1	0	1	1	0	1	1	1	1	20000H-3FFFFH even
0	0	1	Х	1	1	1	0	1	0	1	1	1	1	20000H~3FFFFH odd
0	1	0	Х	0	1	0	1	1	1	0	1	1	1	40000H~5FFFFH even
0	1	0	Х	1	1	1	0	1	1	0	1	1	1	40000H5FFFFH odd
0	1	1	Х	0	1	0	1	1	1	1	0	1	1	60000H~7FFFFH even
0	1	1	Χ	1	1	1	0	1	1	1	0	1	1	60000H~7FFFFH odd
1	0	0	Χ	0	1	0	1	1	1	1	1	0	1	80000H~9FFFFH even
1	0	0	Х	1	1	1	0	1	1	1	1	Q .	1	80000H~9FFFFH odd

3-6-3 Memory access timing

Normal DRAM access



Same as ① for the timing of OE, WE, RAS, and MA.

Fig. 3-7 DRAM access timing (DMA memory write)

③ ROM access





Fig. 3-8 ROM access timing

3-7. 8087 interface

The interface log of 8087 is stored in LZ95H12. The signal connection is shown in Fig. 3-9.



3-8. READY control circuit holterwollnes ಚುರ ಚಿ-8

S-S. Morrow

The signal READY>(RDYV40) for V40 is controlled by LZ95H12. LZ95H12 and LZ95J21 control EXTM, EXTIO, SLOCYC, and READY signals for the devices accessed. LZ95H12 determines the bus cycle according to these signals, to control RDYV40. The block diagram is shown in Fig. 3-10. atio base configuration in abreval and Grane G-4.




Fig. 3-10 Overall ready control signals

3-9. DMA control

Although the V40 has four DMA channels, two channels are used. DRQ2 and DACK2 are used for controlling the floppy.




Fig. 3-11 Overall DMA control signals

When the V40 starts to DMA after setting the TC8566F register, the TC8566F sets DRQ2 high. After the V40 receives this signal, DACK2 is set low to perform DMA transfer between the TC8566F and the memory.

DRQ3 and DACK3 are used for controlling the hard disk. DRQ3 is supplied from the LSI in the hard disk controller. When DRQ3 becomes high, V40 makes DACK3 low to perform DMA transfer between with the controller.

3-10. Bus cycle generator (including LZ95H12)

3-10-1. General

The LZ95H12 bus cycle generator produces the SYSCLK, ALE, STC, SMRD, SMWR, SIORD and SIOWR signals. It interprets the READY signal and drives the RDYV40 signal to control the number of wait states. The LZ95H12 determines the speed of the devices involved in the transfer, Devices are grouped into three speed categories:


- 1. fast AD bus devices:
- 2. fast SD bus devices; and
- slow SD bus devices.

Fast AD devices are the V40, the 8087, the LZ95H12, the system ROM the, system DRAM. Fast SD bus devices are those devices which are controlled by the LZ93J21 for which the SLOCYC signal is not asserted. This signal is sampled at the start of first T-cycle following the assertion of the SMRD, SMWR, SIORD or SIOWR. At 7.16MHz, this occurs at the start of T3. At 10 MHz this occurs at the start of the first TW. All other devices are slow SD bus devices.

There are three speeds of non-refresh cycles: fast, medium and slow. Fast speed cycle execute with no wait states, except for IO NMI trapping cycles, which take nine T-cycles. Medium speed cycles may also insert wait states in response to a reset READY signal. A special extended medium speed cycle that drives SYSCLK from CPUCLK is also implemented. At 7.16 MHz, the minimum medium speed cycle takes 5 T-cycles. At 10 MHz, the minimum medium speed cycle takes 6 T-cycles, Medium and slow speed cycles have the same timing until SLOCYC is sampled.

If the CPUSPD (107BH bit 1) bit is set, the bus cycle generator will only generate slow speed memory cycles. This is done to accommodate programs using software timing loops. Assertion of the RESET signal will reset CPUSPD. If CPUSPD is reset, then speed of the cycle is dependent on the slowest device involved. If the slowest device is a fast AD bus device then a fast speed cycle is generated. If the slowest device is a fast SD bus device, then a medium speed cycle is generated. Otherwise, a slow speed cycle is generated. When "speed: slow" is selected in the set up menu, CPUSPD = 1 (High)

There are two speeds for refresh cycle-fast and slow. If the EXTREF (IO7BH bit 6) bit is set, the bus cycle generator will generate a slow speed cycle. Thus DRAM on the SD bus may be refreshed. If EXTREF and CPUSPD are reset, then the bus cycle generator will generate a fast speed cycle. Thus any DRAM on the SD bus must provide its own refresh. Resetting EXTREF may result in as much as a 5% increase in system throughput. Assertion of the RESET signal will reset EXTREF. When the optional EMS card (CE-453B) is installed, EXTREF = 1 (High).



3-10-2. SYSCLK Generation

For 7.16 MHz cycles, CLKOUT drives SYSCLK.

For 10 MHz fast speed cycles, SYSCLK is set during T2 and is reset during the rest of the cycle. For 10 MHz medium speed cycles, SYSCLK is set during T2, the first TW and T4 and is reset during the rest of the cycle. For 10 MHz extended medium speed cycles, SYSCLK is set during T2 and driven by CPUCLK for the rest of the cycle. For 10 MHz slow speed cycles, SYSCLK is set during T2, during the odd TW's and during T4 and is reset during the rest of the cycle. There are always an even number of TW's in a 10 MHz slow speed cycle. For 10 MHz cycles, SYSCLK is always reset during TI's and interrupt acknowledge cycles.

3-10-3. SWRD, SMWR, SIORD and SIOWR Generation

SMRD and SMWR are not asserted during non-refresh cycles that access fast AD bus memory devices. SIORD and SIOWR are not asserted during non-refresh cycles that access LZ95H12 internal IO devices or V40 internal private IO devices. SIORD and SIOWR are asserted during accesses to emulated MDA/CGA IO addresses. SMRD and SIOWR are not asserted during fast refresh cycles.

For 7.16 MHz cycles, the \overline{SMRD} and \overline{SIORD} signals may be reset during T2, T3 and TW. These signals are set during the rest of the cycle. The same is true for \overline{SMWR} and \overline{SIOWR} during non-refresh, non-DMA cycles. For DMA memory write cycles, the \overline{SMWR} signal may be reset during T3 and TW. \overline{SIOWR} is set during the rest of the cycle. For refresh and DMA memory read cycles, the \overline{SIOWR} signal may be reset during T3 and TW. \overline{SIOWR} is set during the rest of the cycle.

For 10 MHz fast speed cycles, the SMRD, SMWR, SIORD and SIOWR signals are set during the cycle. For 10 MHz medium speed cycles, the SMRD and SIORD signals may be reset during T3 and TW. They are set during the rest of the cycle. The same is true for SMWR and SIOWR during non-refresh, non-DMA cycles. For DMA memory write cycles, the SMWR signal may be reset during all TW's except the first half of the first TW SMWR is set during the rest of the cycle. For refresh and DMA memory read cycles, the SIOWR signal may be reset during all TW's except the first half of the first TW. SIOWR is set during the rest of the cycle. For 10 MHz slow speed cycles, the SMRD and SIORD signals may be reset during T3 and all TW's except the last TW. They are set during the rest of the cycle. The same is true for SMWR and SIOWR during non-refresh, non-DMA cycles. For DMA memory write cycles, the SMWR signal may

be reset during all TW's except the first TW and last TW. SMWR is set during the rest of the cycle. For refresh and DMA memory read cycles, the SIOWR signal may be reset during all TW's except the first TW and last TW. SIOWR is set during the rest of the cycle.

3-10-4. READY Interpretation and RDYV40 Generation

During fast speed cycles RDYV40 is set. RDYV40 is set during T1 and TI.

For 7.16 MHz medium speed cycles, RDYV40 is reset during T2 and then READY drives RDYV40 during the rest of the cycle. For 7.16 MHz slow speed CPU/COP memory cycles, RDYV40 is reset during T2 and T3 and then RDYV40 is driven by READY during the rest of the cycle. For 7.16 MHz slow speed IO, refresh and DMA cycles, RDYV40 is reset during T2, T3 and the first two TW's and then RDYV40 is driven by READY during the rest of the cycle.


For 10 MHz medium speed cycles, RDYV40 is reset during T2 and T3 and then RDYV40 is driven by READY during the rest of the cycle. For 10 MHz slow speed CPU/COP memory cycles, RDYV40 is reset during T2, T3 and the first two TW's. READY is sampled at the start and the end of the odd TW's starting with the first TW. If READY is reset for either sample, then RDYV40 remains reset for two more T-cycles and READY is again sampled. If READY is set for both samples, then RDYV40 remains reset for two more T-cycles and is then set for the rest of the cycle. For 10 MHz slow speed CPU/COP IO, refresh and DMA cycles, RDYV40 is reset during T2, T3 and the first four TW's. READY is sampled at the start and the end of the odd TW's starting with the third TW. If READY is reset for either sample, then RDYV40 remains reset for two more T-cycles and READY is again sampled. If READY is set for both samples, then RDYV40 remains reset for two more T-cycles and is then set for the rest of the cycle.


3-10-5. STC Generation


During fast speed cycles, STC is reset.

For 7.16 MHz medium and slow speed cycles, STC is driven by the inverted value of $\overline{\text{TC}}$.


For 10 MHz medium speed cycles, STC is set during the second and subsequent TW's and during T4 while $\overline{\text{TC}}$ is reset. For 10 MHz slow speed cycles, STC is set during the third and subsequent TW's and during T4 while $\overline{\text{TC}}$ is reset. STC is reset during the rest of the cycle.







1. PAYET



3-11. Printer interface

Fig. 3-12 shows a functional block diagram of the printer interface circuit. This circuit consists of the print data register, printer status port and printer control register.

The print data register, which is assigned at the I/O address 378H or 3BCH, stores data to be sent to the printer. The contents of this register can be read by the CPU at the I/O address 378H or 3BCH via the buffer.

The printer status port reads status information sent from the printer. This port is assigned at the I/O address 379H or 3BDH.

The printer control register stores control codes to be sent to the printer. This register assigned at the I/O address 37AH or 3BEH. Bit 4 of this register determines whether the \overline{ACK} signal from the printer makes enable or disable as the CPU interrupt signal. When this bit is HIGH, interruption is enabled.

The contents of this register can be read by the CPU at the I/O address 37AH or 3BEH.

Assignment of the printer interface I/O address to either 37XH or 3BXH is dependent on the state of PPSEL (parallel port select bit 4) of the PC-4600 register CFR (Configuration Register) which is assigned to the I/O address 7FH. If PPSEL is 0, the printer interface I/O address is assigned to 3BXH. If PPSEL is 1, the address is assigned to 37XH.

It is possible to disable the standard printer adaptor by resetting PPS (bit 1) of the PCR (Planar Control Register) I/O address 65H which is normally set on.

Table 3-2 shows the printer I/O address definition. Fig. 3-13 shows the printer timing chart.





Fig. 3-12 Function block diagram





I/O Ado	lress	Read/ Write	Bit	Description
65H	65H		1	PPS.
· - · -				Enables the standard printer adaptor (normally set 1).
7FH	1	R/W	4	PPSEL (Parallel Port Select)
		-	**************************************	0: Printer adaptor I/O address
			- >	is assigned to 36XH. 1: Printer adaptor I/O address
				is assigned to 37XH.
	PPSEL	R/W	0	Print data 0 (LSB)
звсн	0		1	Print data Janeyowa
			2	Print data 2
			3	Print-data 3
			4	Print data 4
378H	1		5	Print data 5
			6	Print data 6
			7	Print data 7 (MSB)
	PPSEL	R	0	Not used (0 read)
3BDH	0		1	Not used (0 read)
e with the set of the			2	0 or 1 read
1		11	3	ERROR read
379H	1		4	SELECT read
F 150	195		5	P⊟read
		i	6	ACK read
				BUSY read
	PPSEL	R/W:	. 0	STROBE written
3BEH	0		1	AUTOFD written
4 v (4 d) s 1,5 d (i	2	INIT written
<u> </u>			3	SEL written
37ÅH	1	·.	4	IRQENA, 1: Enables interrupt request.
	890	27 2 - 2	5	Not used (0 read)
61 (6) 56.3			6	Not used (0 read)
75.37	7.77		7	Not used (0 read)

Table 3-2 I/O address definition

3-12. Serial interface

As a standard, the PC-4600 has a serial interface which is assigned at the I/O address 3F8H through 3FFH or 2F8H through 2FFH.

Assignment of the serial interface I/O address to 3FXH or 2FXH is determined by the SCM (LU57832) output signal COM1/Z. When COM1/Z is at a low, the serial interface I/O address is assigned to 3FXH. If high, the address is assigned to 2FXH.

1.15,000 (1.66) 14 (2.60) 17 (1.60)

Fig. 3-14 Serial interface circuit

XTAL2

82C50AV

3월 10Y0 전공리표(관계 **설**롯

∜CTS

DSRi

9-pin connector

DS14C89A

The serial interface circuit consists of transmitter DS14C88, receivers DS14C89A and the UART (INS82C50A). The convert TTL compatible signals sent from the UART to -12V to +12V signals conforming to the EIA standard, and output them via the RS-232 connector. The convert the EIA level reception signal to the TTL level and send it to the UART. The functional configuration of the UART is programmed by software via the data bus.

The UART performs a serial-to-parallel conversion of data characters received from a peripheral device or a MODEM, and a performs a parallel-to-serial conversion of data characters received from the CPU. The CPU can read the complete status of the UART any time during the functional operation. Status information includes the type and condition of the transfer operations performed by the UART, and provides error conditions (parity, overrun, framing, or break interrupt).

The UART includes a programmable baud rate generator! Also the UART has a complete modern control capability and a processor-interrupt system that minimizes the computing time for handling the communications link.

When the CPU assigns one of the address 3F8H throu 3FFH or 2F8H throu 2FFH as an I/O address, the HIGH level CSCOMB signal sent from the VG901A (Gate Array) is emitted to the UART. The UART their selects the internal register to be ZORC connected to the data bus according to the state of the DLAB (Divisor Latch Access Bit). The DLAB is bit 7 of the line control register. Table lists the state of registers indicates at each I/O address, and the table lists the bit assignment of each register.

the state of the state of the	7.71	len ig			4 73 3	da karan	المنابع السائم والمحاوم ويوري <u>والمنابع والمحاربة المحاربة المحاربة المحاربة المحاربة المحاربة المحاربة المحاربة</u>
1/0,557	A2	A1	A0	SIORD	SIOWR	DLAB	Section Control of
Address	. ii	i			A I I I I	3:53	explicación del sellente como el
3F8H or 2F8H	ر بار	L	وباره	. F	j, jHe j	X	Receive buffer register
3F8H or 2F8H	Ł	L	L	Н	L	X	Transmit holding register
3F8H or 2F8H	JL.		L,	*	1 ()	1	Divisor latch LSB
3F9H or 2F9H	L,	L.	Ή,	*	102 * (0	111.	Divisor latch LSB
3F9H or 2F9H	L	L	H	*	*	0	Interrupt enable register
3FAH or 2FAH	L,	Н	L.	*	*.	O.T. sai	Interrupt identification register
3FBH or 2FBH	L	H.,	Ή̈́	നിന് <i>ര</i> * ;	*	X	Line control register
3FCH or 2FCH	Н	L	L	*	*	Χ	Modern control register
3FDH or 2FDH	Н	L	H	*	*	Х	Line status register
3FEH or 2FEH	Н	H	L	*	*	Χ	Modem status register

- *: SIORD becomes LOW at read operation SIOWR becomes LOW at write operation
- X: Not applicable.

I/O Address	Bit	Description
3F9H or 2F9H	0	H: Enable data
Interrupt	1	H: Enable TX holding register empty
enable		interrupt
register	2	H: Enable receive line status interrupt
	3	H: Enable modem status interrupt
	4 – 7	Always LOW
3FAH or 2FAH	0	H: No interrupt pending
Interrupt	1	Interrupt identification bit 0
identification	2	Interrupt identification bit 1
register	3-7	Always LOW
3FBH or 2FBH	0	Word length select bit 0
Line	1	Word length select bit 1
control	2	Number of stop bit
register	3	Parity enable
	4	Even parity select
	5	Stuck parity
	6	Set break
	7	Divisor latch access bit (DLAB)
3FCH or 2FCH		Data terminal ready (DTR)
Modem	1	Request to send (RTS)
control	2	Out 1
register	3	Out 2
	4	Loopback
	5-7	Always LOW
3FDH or 2FDH		Data ready (DR)
Line	1	Overrun error (OR)
status	2	Parity error (PE)
register	3	Framing error (FE)
	4	Break interrupt (BI)
	5	Transmit holding register empty (THRE)
	6	TX Shift empty (TSRE)
	7	Always LOW
3FEH or 2FEH		Delta clear to send (DCTS)
Modem	1	Delta data set ready (DDSR)
status	2	Trailing edge ring indicator (TERI)
register	3	Delta data carrier detect (DDCD)
	4	Clear to send (CTS)
	5	Data set ready (DSR)
	6	Ring indicator (RI) Delta carrier detect (DCD)
	1	Delia carrier detect (DOD)

3-13. Speaker interface

A small, permanent magnet speaker is used in the sound system. The speaker can be driven from one or two of sources.

It also can be driven by the SCM, CE-451M (modem).

- An LZ95H12 output bit
- A timer clock channel, output programmable within the function of the V40 timer. The timer gate can also be controlled by the LZ95H12 PPI output port.





Fig. 3-15 Speaker controll circuit

3-14. RTC/CMOS RAM circuit




The SCM has a 32,768KHz crystal oscillator for the timer clock besides the program executing oscillator, and divided to cause an interrupt to the SCM itself at the given interval. Timer clock is counted in this interrupt routine and stored in the internal RAM (C-MOS RAM). This value can be read by the V40 via the LZ95H12 by means of handshaking.

For setup data are contained in SCM internal RTC and others, they can be read and written from V40 via LZ95H12 as handshaked with SCM, similar as RTC.

3-15. FDD interface circuit

The FDD interface circuit supports two floppy disk units at a maximum. Fig. 3-16 shows the block diagram. A TC8566F floppy disk controller is used to interface the floppy disk units with the CPU.



NOTE: The 74HC157 is used to select between the built-in 3.5 inch FDD and optional 5.25 inch FDD for drive A in the set-up menu.

Fig. 3-16 FDD interface block diagram

3-15-1. TC8566F floppy disk controller

The TC8566F floppy disk controller contains a VFO and peripheral logic circuit on a single chip.

Two control registers, main status register, and data register are on the chip. Table 3-3 shows the relation between address line and registers.

AEN	cs	A7	A6	A5	A4	АЗ	A2	A1	A0	Function
Н	Χ	Χ	Χ	Χ	Χ	Χ	Х	Х	Χ	
Х	Н	Х	Χ	Х	X	Х	Х	Х	Χ]
Х	Х	L	Х	Х	Х	Χ	Х	X	Χ	
Х	Χ	Х	L	Х	Х	Х	Х	Х	Х	No selection
Х	X	Х	Х	L	X	Χ	Х	Х	X	
Х	Χ	χ	Χ	Χ	L	Χ	Х	Х	Χ	
Х	Χ	Х	Х	Х	Х	Н	Х	Х	Х	
L	L	Н	Н	Н	Н	L	L	L	Ĺ	Prohibit
L	L	Н	Н	Н	Н	L	L	L	Н	LIGHT
L	L	Н	Н	Н	Н	1_	L	Н	L	Control register-0
L	L	Η	Н	Н	Н	L	L	Н	Н	Control register-1
L	L	н	Н	Н	Н	L	H	L	L	Main status register
L	L	Н	Н	Н	Н	L	Н	L	Н	Data register
L	L	Н	Н	Н	Н	Ĺ	Н	Н	L	No selection
L	L	Н	Н	Н	Н	L	Н	Н	Н	MO SCIECTION

Table 3-3

3-15-1-1-Control register-0 ayou and work as a seal MOS off

This an 8-bit write only register, wellow grib the consequent solid

			e grad in her i 1600, on the colle. From in her i 1600, on the colle.
Bit position	Symbol	Name III	g zam us megfindeze zam zaugun kada inda Sighificance tata disi <u>it val indan ad mega zation ka</u> da
D7	MEN3	Motor enable-3	Control bit to control the
incre, Wasy Line and	u lints C Wheel	in 80M interest NOB in A new part of the	motor in the No. 3 drive unit.
D6	MEN2	Motor enable-2	Control bit to control the motor in the No. 2 drive unit.
D5 เพลาไล่ มี กรอ สลอ ข		Motor enable-1 nin Yegon awa ateo 2000 A. margarak	Control bit to control the motor in the No. 1 drive unit.
D4	MENO	₹1. T' ' . T = - 3	Control bit to control the motor in the No. 0 drive unit.
D3	ENID	Enable INT & DMA request	Used to set INTRQ and DRQ2 into effect. When this bit is at a low. INTRQ and DRQ2 stay inactive.
D2	FRST	Not FDC reset	Used to reset the internal FDC. When this bit is 0, the FDC block is reset.
D1	DSB	Drive select B	Used to select FDC.
D0	DSA	Drive select A	The following is selected with DSB and DSA. (0, 0): No. 0 drive unit (0, 1): No. 1 drive unit (1, 0): No. 2 drive unit
	18 A 91	pain Aroki podena.	(1, 1): No. 3 drive unit But, if CDS is low, those bits are not in effect and bits are not in effect and the internal FDC select sig-
1 8. 2° 14	9 4		nal becomes effective. All bits will be cleared when RESET is set high.

All bits will be cleared when RESET is set high. Table 3-4

3-15-1:2: Control register-1:A

This an 8-bit write only register.

<u>i</u>			
Bit position	Symbol	Name 1	Significance
D3 🗀	≥i C3 99	Control-5	These bits are open to user. Bit state appears on
D4	C4	Control-4	C5 and C4. If C4 is connected with MIN, for instance, the minifloppy disk can be changed to the standard floppy disk by means of software.
19(9/59) 20.	SBM,	Standby mode	This bit indicates standby mode. Standby mode would not occur when this bit is at 0.
D0 1:11	FDCTC	FDC terminal counter	Used to control the FDC terminal count. When data transfer is terminated in the non-DMA mode, the terminal count is sent to the internal FDC block in reference to this bit.

Table 3-5

All bits will be cleared when RESET is set high. For data bus, D7, D5, D3, D1, are bit enable signal for D6, D4, D2, and D0, it is possible to change bit independently. For instance, writing 03H changes only FDCTC to 1 without changing the contents of C6, C4, and SBM.

3-15-2. Interfacing the FDC register with CPU

Interfacing the FDC register with CPU

The FDC has two registers which can be accessed by the main system processor. The one is main status register and the other is data register. The main status register indicates the FDC status information and can be accessed at any time. The 8-bit data register stores data, command, parameter, and FDD status. Data byte is written in the data register or read from the data register for programming or to obtain the results after command execution. The main status register is read only to facilitate data transfer between the FDC and the processor. The following shows the relation among the main status register, data register, IOH, IOW, and CS.

Condition: A7=A6=A5=A4=A2=1, A3=A1=0. AEN=0

CS	- A0	IOR,	JOW	Function -
Low	Low	Low	Low	Prohibited as a supr
Low	Low	Low	High	Main status register read
Low	Low	High	Low	Prohibited 1000 and an arrangement
Low	High	Low	Low	Prohibited
Low	-High-	Low	High	Data register read
Low	High	High	Low	Data register write

Table 3-6

Each main status register bit is defined as in Table 3-7.
The main status register bits. ROM and DIO, indicate wh

The main status register bits, ROM and DIO, indicate whether the data register is ready or which direction data are on the data bus.




Fig. 3-17 Main status register timing

'A (DIO=low/ROM=high); ann agos i hagte a fleamhfa a ach a ear, ≥

Data register is enabled to write by the processor.


B (RQM=low)

Data register is not ready.

C (DIO=high, RQM=high)

Data register is read by the processor and a next data byte is already on.

MIRAL CO.



is sample of Albanyoli in the H

	· · · · · ·		
Bit Position	Symbol	Name	Significance
D7	RQM	Request for master	Indicates that data are sent to the processor from the data register, or it is ready to receive data from the processor.
D6	DIO	Data input/output	Indicates data transfer direction when transferring data between the data register and the process or. A high on this line indicates that data are transferred from the data register to the processor. A low on this line indicates that data are transferred from the processor to the data register.
D5	NDM	Non-DMA mode	Indicates that the FDC is in the non-DMA mode. This bit can be active only in the execution phase of the non-DMA mode. A low on this line indicates that the execution phase has been completed.
D4	CB	FDC busy	This bit is set when a read- wirte related command is in execution or during ex- ecution of command phase or result phase.
D3	D3B	FDD3 busy	Indicates that the NO. 3 drive is in the seek mode.
D2	D2B	FDD2 busy	Indicates that the NO. 2 drive is in the seek mode.
D1	D1B	FDD1 busy	Indicates that the NO. 1 drive is in the seek mode.
D0	DOB	FDD0 busy	Indicates that the NO. 0 drive is in the seek mode.

Table 3-7. Main status register

The FDC may execute 15 different commands. Execution takes place with a multiple byte transfer by the processor, and results after command execution is indicates after multiple byte transfer to the processor. For multiple number of bytes are transferred between the FDC and the processor, it may be assumed to constitute the following blocks.

Command phase:

The FDC receives from the processor information required for the given operation.

Execution phase:

The FDC executes the given command.

Result phase:

After completion of the operation, the result status information are sent to the processor.

During execution of command phase and result phase, the processor needs to read the main status register before the byte information is written in the data register or read byte information from the data register. In order to write command and parameter bytes in the FDC, the main status register bit D7 must be high and bit D5 low. For majority of commands requires a multiple bytes, the main status register must be read before transferring bytes to the FDC. Also, the main status register bits D7 and D5 must be high before reading bytes from the data register during execution of the result phase. For the command phase and result phase, the main status register must be read before transferring bytes to the FDC, but may not be required necessarily for the execution phase. When the FDC is in the non-DMA mode, receive of data bytes (when the FDC is reading data from the FDD), INT (INT=1) is caused. If $\overline{\text{IOR}}$ ($\overline{\text{IOR}}$ =0) is issued, it not

only send data on the data bus, INT may also be reset. However, if the processor may not be fast enough to handle the interrupt (within $13\mu s$ in the MFM mode), the main status register is interrogated. The bit D7 (RQM) function as INT. In the same manner, INT may be reset with \overline{IOW} while write command is in execution.

INT is not issued while the execution phase is being executed when the FDC is in the DMA mode. The FDC issues DRQ (DMA request). when data bytes are ready, to which the controller set DAC low (DMA acknowledge) and IOR low to respond to it. DRQ is reset when DMA acknowledge is set low for a read related command. For a write related command, IOW functions the same as IOR. An interrupt is request upon completion of the execution phase (TC received) which indicates the start of the result phase. After reading the first data byte in the result phase, INT is forced to reset. In the result phase, all data bytes shown in the command list must be read. For instance, in the result phase of read data command, there are seven data bytes. In order to finish the read data command, these all seven data bytes must be read. Otherwise, the FDC may not receive a new command. For other commands, all data bytes must have been read in the result phase. The FDC has five status registers. The above mentioned main status register may be read at any time by the procesor. Four result status registers (ST0, ST1, ST2, ST3) can be used only in the result phase and can be read at the termination of command. Size of the result status register depends on the command executed. Sequence of data bytes sent to the FDC in the command phase and data bytes read from the FDC in the result phase is as shown in the command list. In other words, a command code must be first sent, to be followed by other bytes in the given order. So, nothing could be short for the command phase and the result phase. When the last data byte of the command phase is sent to the FDC, the execution phase takes place automatically. Similarly, after reading the last data byte in the result phase, the command automatically terminates and the FDC becomes ready to accept a next command.

3-16. Keyboard interface





Fig. 3-18 Overall key signals

The SCM issues strobe through KSTR0-10 at every 6ms to scan the level on KSEN0-7 to sense key depression. The code is sent to the LZ95H12 on KDATA with a clock on KCLK. The following shows its timing.



After receiving the code in the shift register, the LZ95H12 turns IRQ1 high with which the V40 read the data from the LZ95H12. (2) Keyboard LEDs (CAPS LOCK, NUM LOCK, SCRL LOCK)





Fig. 3-19 Keyboard LEDs

LED is activated after the SCM receives the command sent from the V40 via the LZ95H12. Communication between the LZ95H12 and the SCM is carried out by handshaking. The data are sent on four bidirectional bus ICP0-3. The signal CPUHS is used from the LZ95H12 for handshake control and SCMHS from the SCM. The figure below shows an example of data transfer.



3-17/LCD control circuit [VII] and the part to shall out of vitor the parentee say y act inclined enough to bandle the late that they (within

3-17-1. I/O mapping
The table below shows the I/O address assignment of the MDA and

	ATT (CGA).	i in terms	and the second second	k (1 di di Silandarso Blatz (Silazzo), a adi Lasto come este sidila lastenda este este es		
		Read/ Write		ी वार्ट अंगवर Description सर्वा असी । Liamy of A Service करेली हो के बच्चे		
	AMO r 77H teren	II.	_	n:ATT)(CGA/MDA). and (and abusens):		
	Haratian orto Lib Haratian of	i sarawan Tirihi	l	The state of the s		
_	CODM (20 Sahar C	1	23 05 °	**Modernotoral \$700 parameters for		
	ei el etan keri ori	323 .:	11 A	RVVD (Reverse video)		
	78H 3.3 mi ,02, r 333 s 31 343	1 7 7 5 5	4	CURBLKO, 1 (Cursor Blink Rate 0, 1)		
	enivi alsh auvu. Anadaro weka	14.5 19.7		0; Steady 1: 1/64 S blink 2: 1/32 S blink 3: 1/16 S blink		
	ilita wa masari		. 6	ATTBLK0, 1 (Attribute blink Rate		
	aren la arollione a	zača a	II ler	ែ0, ៧) នរដែរ នៃបរិ ខេត្ត Gr. (១) (១) ១៩១)		
		भद् अतं १७२५ ०		0:Steady 4:1/64 S blink 2:1/64 S blink		
	Index Register	W.	0.	IDX0 (Index Address 0)		
1	3B4H (ATT=0) 3D4H (ATT=1)	alej	:/: <mark>]</mark> :::	DX1 (Index Address 1) IDX2 (Index Address 2)		
ı	14 4 4 4 1 4 1 4 4 4 4 4 4 4 4 4 4 4 4	27.1.	· = 7	IDX3 (Index Address 3)		
ı	doladan parkon Kalendaran	111 511	3 4	IDX4 (Index Address 4)		
1	to date of the same	Grand A. Događaji	5	Not used		
١	erid arelia areti		6	Not used		
ŀ	<u>aitan sieur</u>	10	7.	Not used		
1	Data Register 3B5H (ATT=0)	W.	0.	CSSL0 (Cursor Start Scan Line 0)		
ı	3D5H (ATT=1)		2	CSSL1 (Cursor Start Scan Line 1) CSSL2 (Cursor Start Scan Line 2)		
ı	(Register		3	CSSL3 (Cursor Start Scan Line 3)		
ļ	Address=0AH)	}	4	CSSL4 (Cursor Start Scan Line 4)		
۱			5	CSSL5 (Cursor Start Scan Line 5)		
ľ			6	CSSL6 (Cursor Start Scan Line 6)		
ŀ	_		7 :	Not used		
ł	Data Register	W	0	CESL0 (Cursor End Scan Line 0)		
	3B5H (ATT=0)	.1		CESL1 (Cursor End Scan Line 1) CESL2 (Cursor End Scan Line 2)		
ı	3D5H (ATT=1)	1 101	3	CESL3 (Cursor End Scan Line 3)		
ŀ	(Register	*).	4	CESL4 (Cursor End Scan Line 4)		
ľ	Address=0BH)		5 ,	CESL5 (Cursor End Scan Line 5)		
			6	CESL6 (Cursor End Scan Line 6)		
Ł			7	Not used		
l	Data Register	W	0	DSA8 (Display Start Address 8)		
ĺ	3B5H (ATT=0)		1	DSA9 (Display Start Address 9)		
ŀ	3D5H (ATT=1)	11-8.6	2	DSA10 (Display Start Address 10)		
١	Address=0CH)	1000	4	DSA11 (Display Start Address 11) DSA12 (Display Start Address 12)		
	100 / b		5	DSA13 (Display Start Address 13)		
1			6	Not used		
L	\mathcal{X}_{k+1} :		7	-Not used		
	Data Register	W	0	DSA0 (Display Start Address 0)		
	3B5H (ATT=0)	-	1	DSA1 (Display Start Address 1)		
l	3D5H (ATT=1) (Register		2	DSA2 (Display Start Address 2)		
l	Address=0DH)	: i -!	3 4	DSA3 (Display Start Address 3) DSA4 (Display Start Address 4)		
-	មានស្រាប់ ខ្មែរ ។ សំខា 🖟	: 111	5	DSA5 (Display Start Address 5)		
ŀ	alt bes 110 king. 🗗	Burk	6 -	DSA6 (Display Start Address 6)		
L	rotead par de im-	e a la ili	7 7	DSA7 (Display Start Address 7)		
Ī		R/W	0	CSA8 (Cursor Address 8)		
ľ	3B5H (ATT=0)	Adjoint 1	10	CSA9 (Cursor Address 9)		
ĺ	3D5H (ATT=1)		2	CSA10 (Cursor Address 10)		
	(Register Address=0EH)		3 4	CSA11 (Cursor Address 11)		
ĺ	dui 605=0EFI)	ł	5	CSA12 (Cursor Address 12) CSA13 (Cursor Address 13)		
1			6	Not used		
			7	Not used:		
_	-					


No Address					
Data Register (ATT=0)		I/O Address	Read/	Bit	I Description, 2
SB5H.(ATT=0)				_	
CSA2 (Cursor Address 2)	١				
CSA3 (Cursor Address 3)	ļ	3B5H (A I [≡0)	U:11 87	1 1	
Address=0FH) Ad	Į	: √3D5H (ATπ=1)	k agair	2	CSA2 (Cursor Address 2)
SB8H	- 1	(Register	95853	3 :	CSA3 (Cursor Address 3)
GSA6 (Cursor Address 6) GSA7 (Cursor Address 7) 3B8H——War 0 Not used (0 read) Not used (1 read)	١	Address=0FH)	483 NG 1	- 4	CSA4 (Cursor Address 4)
GSA6 (Cursor Address 6) GSA7 (Cursor Address 7) 3B8H——War 0 Not used (0 read) Not used (1 read)	ŀ	internation	1	. 5	CSA5/Cursor Addrson El
ATT=0 ATT=1 A	-		ov reside	6	
Not used MSB of attribute is 0: intensity, 1: blink Not used	-	The second of the second	3 13 -33 .	. 7	
Not used				22 3 3	
Not used Not used (0 read) Not used (1 read)		(ATT) (A)	in West	77.20	
3 0: Video disabled, 1: Video enabled MSB of attribute is 0: intensity, 1: blink Not used Not used Not used O: Character Mode, 1: Graphics Mode Not used O: Video disabled, 1: Video enabled Not used O: Video disabled, 1: Video enabled Not used O: Video disabled, 1: Video enabled Not used MSB of attribute is 0: intensity, 1: blink Not used O: Video disabled, 1: Video enabled Not used O: Video disabled, 1: underline enabled Not used O: Video disabled, 1: underline disabled, 1: underline enabled		ran(Anal,≡U) (1.7)a		
MSB of attribute is 0: intensity, 1: blink Not used (0 read) Not used (1 read)	ŀ				
MSB of attribute is 0: intensity, 1: blink Not used (0 read) Not used (1 read)				ı	
1: blink	l	. Paleons	of the	m 4	
1: blink		estat examinario di	1.33.77	. 5	MSB of attribute is 0: intensity,
3D8H W 0 0:40 x25 Alpha, 1:80;x:25 Alpha (ATT=1) 1 1 0:40 x25 Alpha, 1:80;x:25 Alpha 0: Character Mode, 1: Graphics Mode Not used 3 0: Video disabled, 1: Video enabled 4 Not used 5 MSB of attribute is 0: intensity, 1: blink, Not used 7 Not used 7 Not used 9 Not used 1 Not used (0 read) 2 Not used (0 read) 3 Black/white video 4 Not used (0 read) 5 Not used (0 read) 6 Not used (0 read) 7 Not used (0 read) 8 Not used (0 read) 9 Not used (0 read) 1 Not used (0 read) 1 Not used (0 read) 1 Not used (1 read) 2 Not used 3 Not used 3 O: Select low page, 1: select high page 1 Not used 5 Not used 5 Not used 5 Not used 6 O: underline disabled, 1: underline enabled	i	[2-1990 (1 A) (very	ano	Maili .	1: blink
3D8H W 0 0:40 x25 Alpha, 1:80;x:25 Alpha (ATT=1) 1 1 0:40 x25 Alpha, 1:80;x:25 Alpha 0: Character Mode, 1: Graphics Mode Not used 3 0: Video disabled, 1: Video enabled 4 Not used 5 MSB of attribute is 0: intensity, 1: blink, Not used 7 Not used 7 Not used 9 Not used 1 Not used (0 read) 2 Not used (0 read) 3 Black/white video 4 Not used (0 read) 5 Not used (0 read) 6 Not used (0 read) 7 Not used (0 read) 8 Not used (0 read) 9 Not used (0 read) 1 Not used (0 read) 1 Not used (0 read) 1 Not used (1 read) 2 Not used 3 Not used 3 O: Select low page, 1: select high page 1 Not used 5 Not used 5 Not used 5 Not used 6 O: underline disabled, 1: underline enabled		नर्वे व स्वयस्य		- 6	Not used
(ATT=1)	ľ				
(ATT=1) (AT	Ī		_	<u>-</u>	.0:40 v25 Alpha 1: 90:005 Alpha
1: Graphics Mode Not used 0: Video disabled, 1: Video enabled Not used 5 MSB of attribute is 0: intensity, 1: blink, Not used 7 Not used 7 Not used 9 Not used 10 read) 11 Not used (0 read) 12 Not used (0 read) 13 Black/white video 14 Not used (0 read) 15 Not used (0 read) 16 Not used (0 read) 17 Not used (0 read) 18 Not used (0 read) 19 Not used (0 read) 10 Not used (0 read) 11 Not used (0 read) 11 Not used (0 read) 12 Not used (0 read) 13 Not used (0 read) 14 Not used (0 read) 15 Not used (1 read) 16 Not used (1 read) 17 Not used (1 read) 18 Not used (1 read) 19 Not used (1 read) 10 Not used (1 read) 11 Not used (1 read) 12 Not used (1 read) 13 Not used (1 read) 14 Not used (1 read) 15 Not used (1 read) 16 Not used (1 read) 17 Not used (1 read) 18 Not used (1 read) 19 Not used (1 read) 10 Select low page, 11 select high page 11 select high page 12 Not used 13 O: underline disabled, 15 underline enabled	ľ	(ATT-1)		:::::V	
2 Not used 3 0: Video disabled, 1: Video enabled 4 Not used 5 MSB of attribute is 0: intensity, 1: blink, 6 Not used 7 Not used 7 Not used 9 Not used (0 read) 1 Not used (0 read) 2 Not used (0 read) 3 Black/white video 4 Not used (0 read) 5 Not used (0 read) 6 Not used (0 read) 7 Not used (0 read) 8 Not used (0 read) 9 Not used (0 read) 1 Not used (0 read) 1 Not used (0 read) 2 Not used (0 read) 3 Not used (0 read) 7 Not used (1 read) 8 Not used (1 read) 9 Not used (1 read) 1 Not used (1 read) 2 Not used (1 read) 3 Not used (1 read) 5 Not used (1 read) 8 Not used (1 read) 9 Not used 1 Not used 1 Not used 1 Not used 1 Not used 2 Not used 3 0: Select low page, 1: select high page 4 Not used 5 Not used 6 0: underline disabled, 1: underline enabled	ľ				
3 0: Video disabled, 1: Video enabled Not used MSB of attribute is 0: intensity, 1: blink Not used 7 Not used 7 Not used Not used (0 read) Not used (1 read) Not used Not used Not used Not used 0: Select low page, 1: select high page Not used Not used 0: underline disabled, 1: underline enabled					l
1: Video enabled Not used MSB of attribute is 0: intensity, 1: blink Not used 7 Not used Not used 7 Not used (0 read) 1 Not used (0 read) 2 Not used (0 read) 3 Black/white video 4 Not used (0 read) 5 Not used (0 read) 6 Not used (0 read) 7 Not used (0 read) 8 Not used (0 read) 9 Not used (0 read) 1 Not used (0 read) 2 Not used (0 read) 3 Vertical sync, Not used (1 read) 1 Not used (1 read) 2 Not used (1 read) 3 Not used (1 read) 3 Not used (1 read) 4 Not used (1 read) 5 Not used (1 read) 7 Not used (1 read) 8 Not used (1 read) 9 Not used (1 read) 1 Not used (1 read) 9 Not used (1 read) 1 Not used (1 read) 9 Not used (1 read) 9 Not used (1 read) 9 Not used 9 O: Select low page, 1: select high page 9 Not used 9 Not used 9 O: underline disabled, 1: underline enabled	F		16,35		
4 Not used MSB of attribute is 0: intensity, 1: blink, 6 Not used 7 Not used 7 Not used 3B8H R 0 Horizontal sync (ATT=0) 1 Not used (0 read) 2 Not used (0 read) 3 Black/white video 4 Not used (0 read) 5 Not used (0 read) 6 Not used (0 read) 7 Not used (0 read) 8 Not used (0 read) 9 Not used (0 read) 1 Not used (0 read) 2 Not used (0 read) 3 Vertical sync, 1 Not used (1 read) 2 Not used (1 read) 3 Not used (1 read) 6 Not used (1 read) 7 Not used (1 read) 8 Not used (1 read) 9 Not used 1 read) 1 Not used 1 read) 1 Not used 1 read) 1 Not used 2 Not used 3 0: Select low page, 1: select high page 4 Not used 5 Not used 6 0: underline disabled, 1: underline enabled	ı			3	
MSB of attribute is 0: intensity, 1: blink Not used 7 Not used 7 Not used 3B8H R 0 Horizontal sync Not used (0 read) 2 Not used (0 read) 3 Black/white video 4 Not used (0 read) 5 Not used (0 read) 7 Not used (0 read) 8 Not used (0 read) 9 Not used (0 read) 1 Not used (0 read) 1 Not used (0 read) 2 Not used (0 read) 3 Vertical sync 4 Not used (1 read) 5 Not used (1 read) 6 Not used (1 read) 7 Not used (1 read) 8 Not used (1 read) 9 Not used (1 read) 1 Not used (1 read) 1 Not used (1 read) 2 Not used (1 read) 3 Not used (1 read) 6 Not used (1 read) 7 Not used (1 read) 8 Not used 9 Not used 1 read 9 Not used 9 Not used 1 read 9 Not used 9 Not used 1 read 9 Not used	1				
1: blink Not used 7 Not used 3B8H R 0 Horizontal sync (ATT=0) 1 Not used (0 read) 2 Not used (0 read) 3 Black/white video 4 Not used (0 read) 5 Not used (0 read) 6 Not used (0 read) 7 Not used (0 read) 7 Not used (0 read) 8 Not used (0 read) 9 Not used (0 read) 1 Not used (0 read) 1 Not used (0 read) 2 Not used (0 read) 3 Vertical sync 4 Not used (1 read) Not used (1 read) Not used (1 read) Not used (1 read) 1 Not used (1 read) 1 Not used (1 read) 1 Not used (1 read) 2 Not used (1 read) 3 O: Select low page 4 Not used 5 Not used 6 O: underline disabled, 1: underline enabled	ļ	The second of the second of the second	. 1 1	. 4	
1: blink Not used 7 Not used 3B8H R 0 Horizontal sync (ATT=0) 1 Not used (0 read) 2 Not used (0 read) 3 Black/white video 4 Not used (0 read) 5 Not used (0 read) 6 Not used (0 read) 7 Not used (0 read) 7 Not used (0 read) 8 Not used (0 read) 9 Not used (0 read) 1 Not used (0 read) 1 Not used (0 read) 2 Not used (0 read) 3 Vertical sync 4 Not used (1 read) Not used (1 read) Not used (1 read) Not used (1 read) 1 Not used (1 read) 1 Not used (1 read) 1 Not used (1 read) 2 Not used (1 read) 3 O: Select low page 4 Not used 5 Not used 6 O: underline disabled, 1: underline enabled	1.			. 5	MSB of attribute is 0: intensity,
3B8H R 0 Horizontal sync (ATT=0) 1 Not used (0 read) 2 Not used (0 read) 3 Black/white video 4 Not used (0 read) 5 Not used (0 read) 6 Not used (0 read) 7 Not used (0 read) 8 Not used (0 read) 9 Not used (0 read) 1 Not used (0 read) 1 Not used (0 read) 2 Not used (0 read) 2 Not used (0 read) 3 Vertical sync 4 Not used (1 read) 5 Not used (1 read) 6 Not used (1 read) 7 Not used (1 read) 8 Not used (1 read) 9 Not used (1 read) 1 Not used (1 read) 9 Not used (1 read) 1 Not used (1 read) 9 Not used (1 read) 1 Not used (1 read) 9 Not used (1 read) 1 Not used (1 read) 9 Not used (1 read) 1 Not used (1 read) 9 Not used (1 read) 1 Not used (1 read) 9 Not used (1 read) 1 Not used (1 read) 9 Not used (1 read) 1 Not used (1 read) 9 Not used (1 read) 1 Not used (1 read) 9 Not used (1 read)	ı	a, and		e, i	1: blink
3B8H R 0 Horizontal sync (ATT=0) 1 Not used (0 read) 2 Not used (0 read) 3 Black/white video 4 Not used (0 read) 5 Not used (0 read) 6 Not used (0 read) 7 Not used (0 read) 7 Not used (0 read) 8 Not used (0 read) 9 Not used (0 read) 10 Not used (0 read) 11 Not used (0 read) 12 Not used (0 read) 13 Vertical sync 14 Not used (1 read) 15 Not used (1 read) 16 Not used (1 read) 17 Not used (1 read) 18 Not used (1 read) 19 Not used (1 read) 10 Not used (1 read) 11 Not used (1 read) 12 Not used (1 read) 13 Not used (1 read) 14 Not used (1 read) 15 Not used (1 read) 16 Not used (1 read) 17 Not used (1 read) 18 Not used (1 read) 19 Not used (1 read) 10 Cate of the page (1 read) 11 Not used (1 read) 12 Not used (1 read) 13 Not used (1 read) 14 Not used (1 read) 15 Not used (1 read) 16 Not used (1 read) 17 Not used (1 read) 18 Not used (1 read) 19 Not used (1 read) 10 Not used (1 read) 10 Not used (1 read) 11 Not used (1 read) 12 Not used (1 read) 13 Not used (1 read) 14 Not used (1 read) 15 Not used (1 read) 16 Not used (1 read) 17 Not used (1 read) 18 Not used (1 read) 19 Not used (1 read) 10 Not used (1 read) 10 Not used (1 read) 10 Not used (1 read) 11 Not used (1 read) 12 Not used (1 read) 13 Not used (1 read) 14 Not used (1 read) 15 Not used (1 read) 16 Not used (1 read) 17 Not used (1 read) 18 Not used (1 read) 19 Not used (1 read) 10	ı			6	Not used
3B8H R 0 Horizontal sync (ATT=0) 1 Not used (0 read) 2 Not used (0 read) 3 Black/white video 4 Not used (0 read) 5 Not used (0 read) 6 Not used (0 read) 7 Not used (0 read) 7 Not used (0 read) 8 Not used (0 read) 9 Not used (0 read) 10 Not used (0 read) 11 Not used (0 read) 12 Not used (0 read) 13 Vertical sync 14 Not used (1 read) 15 Not used (1 read) 16 Not used (1 read) 17 Not used (1 read) 18 Not used (1 read) 19 Not used (1 read) 10 Not used (1 read) 11 Not used (1 read) 12 Not used (1 read) 13 Not used (1 read) 14 Not used (1 read) 15 Not used (1 read) 16 Not used (1 read) 17 Not used (1 read) 18 Not used (1 read) 19 Not used (1 read) 10 Cate of the page (1 read) 11 Not used (1 read) 12 Not used (1 read) 13 Not used (1 read) 14 Not used (1 read) 15 Not used (1 read) 16 Not used (1 read) 17 Not used (1 read) 18 Not used (1 read) 19 Not used (1 read) 10 Not used (1 read) 10 Not used (1 read) 11 Not used (1 read) 12 Not used (1 read) 13 Not used (1 read) 14 Not used (1 read) 15 Not used (1 read) 16 Not used (1 read) 17 Not used (1 read) 18 Not used (1 read) 19 Not used (1 read) 10 Not used (1 read) 10 Not used (1 read) 10 Not used (1 read) 11 Not used (1 read) 12 Not used (1 read) 13 Not used (1 read) 14 Not used (1 read) 15 Not used (1 read) 16 Not used (1 read) 17 Not used (1 read) 18 Not used (1 read) 19 Not used (1 read) 10				. 7	
(ATT=0) 1 Not used (0 read) 2 Not used (0 read) 3 Black/white video 4 Not used (0 read) 5 Not used (0 read) 6 Not used (0 read) 7 Not used (0 read) 3D8H R O Display enable (ATT=1) 1 Not used (0 read) 2 Not used (0 read) 3 Vertical sync 4 Not used (1 read) 5 Not used (1 read) 6 Not used (1 read) 7 Not used (1 read) 8 Not used (1 read) 9 Not used (1 read) 1 Not used (1 read) 9 Not used (1 read) 1 Not used (1 read) 9 Not used (1 read) 1 Not used (1 read) 9 Not used (1 read) 1 Not used (1 read) 1 Not used (1 read) 9 Not used (1 read) 1 Not used (1 read) 1 Not used (1 read) 1 Not used (1 read) 9 Not used (1 read) 1 Not used (1 read) 2 Not used (1 read) 3 O: Select low page, (1 read) 3 O: Select low page, (1 read) 4 Not used (1 read) 5 Not used (1 read) 6 Not used (1 read) 7 Not used (1 read) 8 Not used (1 read) 9 Not used (1 read)	r		В	* /	
2 Not used (0 read) 3 Black/white video 4 Not used (0 read) 5 Not used (0 read) 6 Not used (0 read) 7 Not used (0 read) 7 Not used (0 read) 3D8H R O Display enable Not used (0 read) 2 Not used (0 read) 3 Vertical sync 4 Not used (1 read) 5 Not used (1 read) 6 Not used (1 read) 7 Not used (1 read) 8 Not used (1 read) 9 Not used (1 read) 1 Not used (1 read) 9 Not used (1 read) 1 Not used (1 read) 9 Of 640 x 200 APA 0: two 16K alpha pages, 1: one 32K alpha page 1 Not used 9 Not used 1 Not used 1 Not used 1 Not used 1 Not used 2 Not used 3 O: Select low page, 1: select high page 1 Not used 1 Not used 2 Not used 3 O: underline disabled, 1: underline enabled	ľ		17 (1/4)		
6 Not used (0 read) 7 Not used (0 read) 3D8H R 0 Display enable (ATT=1) 1 Not used (0 read) 2 Not used (0 read) 3 Vertical sync 4 Not used (1 read) 5 Not used (1 read) 6 Not used (1 read) 7 Not used (1 read) 8 Not used (1 read) 9 Not used (1 read) 1 Not used (1 read) 1 Not used (1 read) 2 Not used 1 read) 9 Of 640 x 200 APA 0: two 16K alpha pages, 1: one 32K alpha page 1 Not used 9 Not used 1 Or Select low page, 1 relect high page 1 Not used 1 Not used 1 Not used 2 Not used 3 Or Select low page, 1 relect high page 1 Not used 1 Not used 2 Not used 3 Or underline disabled, 1 underline enabled	ł	(A11=0) : 1			
6 Not used (0 read) 7 Not used (0 read) 3D8H R 0 Display enable (ATT=1) 1 Not used (0 read) 2 Not used (0 read) 3 Vertical sync 4 Not used (1 read) 5 Not used (1 read) 6 Not used (1 read) 7 Not used (1 read) 8 Not used (1 read) 9 Not used (1 read) 1 Not used (1 read) 1 Not used (1 read) 2 Not used 1 read) 9 Of 640 x 200 APA 0: two 16K alpha pages, 1: one 32K alpha page 1 Not used 9 Not used 1 Or Select low page, 1 relect high page 1 Not used 1 Not used 1 Not used 2 Not used 3 Or Select low page, 1 relect high page 1 Not used 1 Not used 2 Not used 3 Or underline disabled, 1 underline enabled	L	1		ا ۾	
6 Not used (0 read) 7 Not used (0 read) 3D8H R 0 Display enable (ATT=1) 1 Not used (0 read) 2 Not used (0 read) 3 Vertical sync 4 Not used (1 read) 5 Not used (1 read) 6 Not used (1 read) 7 Not used (1 read) 8 Not used (1 read) 9 Not used (1 read) 1 Not used (1 read) 1 Not used (1 read) 2 Not used 1 read) 9 Of 640 x 200 APA 0: two 16K alpha pages, 1: one 32K alpha page 1 Not used 9 Not used 1 Or Select low page, 1 relect high page 1 Not used 1 Not used 1 Not used 2 Not used 3 Or Select low page, 1 relect high page 1 Not used 1 Not used 2 Not used 3 Or underline disabled, 1 underline enabled	ı		. [. 3	
6 Not used (0 read) 7 Not used (0 read) 3D8H R 0 Display enable (ATT=1) 1 Not used (0 read) 2 Not used (0 read) 3 Vertical sync 4 Not used (1 read) 5 Not used (1 read) 6 Not used (1 read) 7 Not used (1 read) 8 Not used (1 read) 9 Not used (1 read) 1 Not used (1 read) 1 Not used (1 read) 2 Not used 1 read) 9 Of 640 x 200 APA 0: two 16K alpha pages, 1: one 32K alpha page 1 Not used 9 Not used 1 Or Select low page, 1 relect high page 1 Not used 1 Not used 1 Not used 2 Not used 3 Or Select low page, 1 relect high page 1 Not used 1 Not used 2 Not used 3 Or underline disabled, 1 underline enabled	ŀ			4	
3D8H R 0 Display enable (ATT=1) 1 Not used (0 read) 2 Not used (0 read) 3 Vertical sync 4 Not used (1 read) 5 Not used (1 read) 6 Not used (1 read) 7 Not used (1 read) 8 Not used (1 read) 9 Not used (1 read) 1 Not used (1 read) 1 Not used (1 read) 2 Not used (1 read) 3 Of Select low page, 1 select high page 4 Not used 5 Not used 6 Or underline disabled, 1 underline enabled				5	
3D8H R 0 Display enable Not used (0 read) Not used (0 read) Vertical sync. Not used (1 read) OSEH W 0 640 x 200 APA 0: two 16K alpha pages, 1: one 32K alpha page Not used Not used S 0: Select low page, 1: select high page Not used Not used Not used Not used O: underline disabled, 1: underline enabled	l				
(ATT=1) 1 Not used (0 read) 2 Not used (0 read) 3 Vertical sync 4 Not used (1 read) 5 Not used (1 read) 6 Not used (1 read) 7 Not used (1 read) 7 Not used (1 read) 8 Of 40 x 200 APA 0: two 16K alpha pages, 1: one 32K alpha page 9 Not used 10 Select low page, 1: select high page 11 Not used 12 Not used 13 O: Select low page, 1: select high page 14 Not used 15 Not used 16 O: underline disabled, 1: underline enabled	L			7	Not used (0 read)
(ATT=1) 1 Not used (0 read) 2 Not used (0 read) 3 Vertical sync 4 Not used (1 read) 5 Not used (1 read) 6 Not used (1 read) 7 Not used (1 read) 7 Not used (1 read) 8 Of 40 x 200 APA 0: two 16K alpha pages, 1: one 32K alpha page 9 Not used 10 Select low page, 1: select high page 11 Not used 12 Not used 13 O: Select low page, 1: select high page 14 Not used 15 Not used 16 O: underline disabled, 1: underline enabled	ſ	3D8H	R	0	Display enable
2 Not used (0 read) Vertical sync Not used (1 read) 3DEH W 0 640 x 200 APA 0: two 16K alpha pages, 1: one 32K alpha page Not used Not used 0: Select low page, 1: select high page Not used Not used Not used 0: underline disabled, 1: underline enabled	ľ				
3 Vertical sync, 4 Not used (1 read) 5 Not used (1 read) 6 Not used (1 read) 7 Not used (1 read) 7 Not used (1 read) 8 Of the sed (1 read) 9 Of the sed (1 read) 1 Not used (1 read) 2 Not used (1 read) 3 Of Select low page, 1 read (1 read) 9 Of Select low page, 1 read (1 read) 1 Not used					
A Not used (1 read) Not used (2 read) Not used]		2 2 2	
Not used (1 read) 640 x 200 APA 0: two 16K alpha pages, 1: one 32K alpha page Not used Not used 3 0: Select low page, 1: select high page Not used Not used Not used O: underline disabled, 1: underline enabled	l		15 4		
6 Not used (1 read) 7 Not used (1 read) 3DEH W 0 640 x 200 APA 0: two 16K alpha pages, 1: one 32K alpha page Not used 2 Not used 3 0: Select low page, 1: select high page 4 Not used 5 Not used 6 0: underline disabled, 1: underline enabled	-		, , [. 1	Notuseu (Treau)
7 Not used (1 read) 3DEH W 0 640 x 200 APA 0: two 16K alpha pages, 1: one 32K alpha page (ATT=1) 1 Not used 2 Not used 3 0: Select low page, 1: select high page 4 Not used 5 Not used 6 0: underline disabled, 1: underline enabled	١.				
3DEH W 0 640 x 200 APA 0: two 16K alpha pages, 1: one 32K alpha page Not used 3 0: Select low page, 1: select high page 4 Not used 5 Not used 5 Not used 6 0: underline disabled, 1: underline enabled	ĺ		1. 1		
(ATT=1) pages, 1: one 32K alpha page Not used Not used 0: Select low page, 1: select high page Not used Not used Not used 0: underline disabled, 1: underline enabled	L			1	
pages, 1: one 32K alpha page Not used Not used O: Select low page, 1: select high page Not used Not used Not used O: underline disabled, 1: underline enabled	١.	3DEH	W	0	
(ATT=1) 1 Not used 2 Not used 3 0: Select low page, 1: select high page 4 Not used 5 Not used 6 0: underline disabled, 1: underline enabled		11.		-	pages, 1: one 32K alpha page
2 Not used 3 0: Select low page, 1: select high page 4 Not used 5 Not used 6 0: underline disabled, 1: underline enabled		(ATT=1)	1	1	Not used
1: select high page 4 Not used 5 Not used 6 0: underline disabled, 1: underline enabled		.			
1: select high page 4 Not used 5 Not used 6 0: underline disabled, 1: underline enabled				3	
4 Not used 5 Not used 6 0: underline disabled, 1: underline enabled		İ		- 1	
5 Not used 6 0: underline disabled, 1: underline enabled				4	
6 0: underline disabled, 1: underline enabled					
1: underline enabled	ĺ				
	ĺ			٠	
Not used			-	_,	
,	٠.	وليوس للتجروح ومصد	<u> </u>	1.1	NOT USED

3-17-2. VRAM mapping

The LCD control circuit has four 256K-bit (64 x 4-bit) DRAM chips which are used for VRAM, character generator table, and system work area. A 4KB area is used as a VRAM (display buffer) in the MDA mode, or 16KB in the CGA mode, or 32KB in the ATT mode. The ATT mode is an expanded version of the CGA mode which supports 640 x 400 APA mode.

The figure next shows the display buffer memory allocation in each mode.

The 4Kbytes monochrome adapter display buffer is mirrored into eight different address 4Kbytes address ranges. The 16Kbytes graphics adapter display buffer is mirrored into two 16Kbytes address ranges.



3-17-2-1. Text mode

- 80 x 25 text (MDA)
- 80 x 25 text (CGA/ATT)
- 40 x 25 text (CGA/ATT)

The LCD control circuit supports the text 80 x 25 MDA alphanumeric mode and 80 x 25/40 x 25 CGA/ATT alphanumeric mode.

Every character to be displayed has one byte of character code with one byte of attribute. The attribute has four functions described next.

Background		Foreground			Display mode	
R	G	В	R G B		В	
0	0	0	0	0	0	Non display
0	0	0	0	0	1	With underline
0	0	1	1	1	1	Normal display
1	1	1	0	0	0	Reverse display




Fig. 3-21 Attribute assignment




Fig. 3-22 VRAM map in the 80 x 25 text mode (MDA)





Fig. 3-23 V-RAM map in the 80 x 25 text mode (ATT)



----Fig. 3-24 V-RAM-map in the 40 x 25 text mode (ATT)

Page 12

Page 13

Page 14

Page 15

hot i

1.5

3-17-2-2. Graphics mode

320 x 200 graphics (ATT)

BE7C8

BE800

BEFC8 BF000

BF7C8


BF800


BF7C8

- 640 x 200 graphics (ATT)
- 640 x 400 graphics (ATT)

The LCD circuit supports the 320×200 graphics mode, 640×200 graphics mode, and 640×400 graphic mode.

And this circuit uses black for the foreground color and white for the background color in both 640 x 200 and 640 x 400 graphics modes. Each-pixel in the 320-x-200 graphics mode is presented by a 2 x 2 block of LCD screen pixels.





640 x 200, 640 x 400 graphics mode Fig. 3-25 Bit assignment

MARKOONT OF THE OBORD SUPPLIED WAS VINE LAND




Fig. 3-28 V-RAM map in the 640 x 400 graphics mode.

egydfig tu.

tu frythiardW

tu frythiardW

y fu dwarfer fi

are due ly

and the state of t

etion and the state of the stat


Jid4

Monator seculo 20, 2011, a me,

CHAPTER 4. LCD UNIT


4-1. Structure

A 640 x 400 full dot graphics display unit is employed for the LCD unit which consists of a printed circuit board that contains the LCD panel and its electronic circuits, an electrically connected film carrier LSI chip, and a mechanically held plastic chassis, and a bezel.



4-2. Operational theory

Circuit block diagram and interface signals are shown in the figure next.



Interface signals

Pin NO.	Symbol	Description	Active signal level
1	S	Scan start signal	"H"
2	CP1	Input data latch signal	H→L
3	CP2	Data input clock signal	H -→ L
4	Vcc	Logic circuit power supply (+5V)	
5	GND	Ground	
6	VLCD	Liquid crystal drive power (-)	
7	LCDU0	Display data signal (upper half)	H(ON), L(OFF)
8	LCDU1	"	"
9	LCDU2	"	"
10	LCDU3	"	"
11	LCDL0	Display data signal (lower half)	H(ON), L(OFF)
12	LCDL1	"	
13	LCDL2	"	"
14	LCDL3	u .	"

The display screen of this unit is configured of 640 x 400 dots two screens, each screen driven with 1/200 duty.

An 80-pin LSI is used for the LCD driver that consists of a shift register, latch, and LCD drive circuit.

Data are inputted for each line (640 dots) of the screen. From the left side of the screen, 4-bit parallel data are sent one at a time via the shift register with the clock pulse CP2. When the 640 dots data have been received for one display line, the data are latched as a parallel data with respect to the 640 signal electrodes at a high to low transition of the latch signal CP1 to send the drive signal by the drive circuit to the corresponding electrodes.

For the scan start signal S has been transferred at the first line to display the data by the combination of the LCD scan electrode and the signal electrode address voltage.

While the first line data are being displayed, the second line display data are received. Upon completing transfer of 640 data, it will then be latch at a high to low transition of CP1 to change it to display the second line.

In this way, data input are repeated to the 200th line from top to bottom using the multiplexed method. After completion of one screen (one frame), data are then received from the first line again. The scan start signal S is the scan signal to drive horizontal electrode.

For it causes the liquid crystal elements to deteriorate because of chemical reaction if DC voltage is added to the LCD panel, the drive signal waveform must be inverted at every screen in order to avoid generation of DC voltage. The circuit employed to do this is the async M signal circuit from which generated the drive waveform AC signal

Because of the characteristics of the CMOS driver LSI, power consumption increases as CP2 clock frequency increases. Therefore, it incorporates four shift registers to transfer the 4-bit parallel data via these shift registers to decrease the CP2 clock data transfer speed. In this circuit, a 4-bit display data (LCDU0 ~ 3 for upper half screen and LCDL0 ~ 3 for lower half screen) are supplied through the data input

To further abate the power consumption, it also has a data input bus line system which comes operating only when appropriate data are received.


The following shows the screens signal electrode data inputs vs. driver LSI chip select signal.

The driver LSI of the left end screen is first elected. When the 80-dot data (20CP2) has been supplied, the driver LSI adjacent to right is then selected. This continues until the data are sent to the driver LSI at the screen right.


This process occurs simultaneously for signal electrode signal LSIs of both screens. In this manner, data of both screens are supplied via 4bit bus line starting from the left end of the screen.

For the graphics display unit does not contain the refresh RAM, it becomes necessary to input the data and timing pulse when the screen

The following shows the dot table of the display, data input timing chart, and input signal timing.



Display dol chart



Parameter	Cumbal		Heit		
raidilletei	Symbol	MIN	TYP	MAX	Unit
Frame cycle	TERM	13.15		16.94	ms
Clock cycle	T _{CP2}	342			ns
"H" level clock width	tcwn	145			ns
"L" level clock width	tcwL	145			пѕ
"H" level latch clock width	tuwh	130			П\$
Data setup time	tsu	100			ns
Data hold time	· tH	100			ПS
Clock allowable time from CP2 ↓ to CP1 ↑	ts21	0			ns
Clock allowable time from CP1 ↓ to CP2 ↑	ts12	0			ПS
Clock rise and fall time	tr, tf			50	пѕ

e explois a reveni fill at leas a controller de la 1500 de 160 de 170 de

 Of part 188 is the Car fac 108 caver that respect of a milk relate, lately and relate date distribute.


The design appropriate the content of the content o



CHAPTER 5. HARD DISK INTERFACE & HARD DISK DRIVE

1. HARD DISK INTERFACE

1-1. Block diagram



1-2. Host Inteface (20509B)

The ECC/CRC block generates and checks the ECC or CRC bytes that are appended to the disk-sector ID and data fields.


When the floppy format is selected, both ID and Data fields will use the serial implemented polynomial.

Four CRC and ECC polynomials are available depending on the setting of internal register's bit.

The Host/Buffer Interface consists of an 8-bit data bus a 13-bit address bus addressifing up to 8K bytes external RAM and various control signals

The Microprocessor Interface consists of an 8-bit multiplexed address/data bus, and 8-bit demultiplexed address bus and various microprocessor bus control signals.

The Drive Interface contains the serial data lines to and from the disk (or encode/decode circuitry) and various control signals needed during reading and writing.



BLOCK DIAGRAM

1-3. Memory controllor/programmable data sequencer (20531)

The figure above illustrates a conceptual block diagram of the Memory Controller/Programmable Data Sequencer. It includes the main internal logic blocks and the interface blocks. Each of these is described below.

The Registers/Control block contains 2 groups of 8-bit internal control registers and associated control logic.

One group of registers is used for the Memory Controller section of the chip, the other group is used for the Programmable Data Sequencer section. Some of these registers may be individually written to by the microprocessor to initialize the parameters that control data transfer, and to initiate the data transfer command. The other registers may be individually read by the microprocessor to obtain status information about command execution.

The Address Generator block outputs addresses to the RAM buffer memory during the transfer of data between buffer & host, and between buffer and disk. The Address Generator automatically increments the address value to point to the next location in the buffer after each byte of data has been transferred.

The Serial/Parallel Data Converter block translates between the serial NrZ form of data used to and from the disk drive, and the byte-parallel form used on the host memory bus. High speed shift registers are used to perform the conversion.

1-4. RLL modulation and demodulation (20527)

The RLL modulator/demodulator modulates the NRZ serial data into 2-7 code serial data transferred from the 20513, to create data to be written on the disk.

On the contrary, the 2-7 code read from the disk are demodulated in to the NRZ serial data to be transferred to the 20513.


20527 includes VCO to select data demodulation VFO control and

Shown below is the table for the NRZ and 2-7 code conversion.

NRZ DATA	2-7 CODE
01	0100
00	1000
111	000100
100	001000
101	100100
1101	00100100
1100	00001000

TABLE

1-5. SEEK operation




IVIPU 1210 (1714) 3 F When D-SEL becomes low with the head locating in the shipping zone, the drive returns to the cylinder which was formerly accessed. When the process is completed, the SEEK-COMP is made low. The microcomputer confirms this signal to set DIR IN for instructing the moving direction of the head. After setting DIR IN, STEP pulses are applied in accordance to the movement of the cyclinder. When the SEEK COMP becomes low, the SEEK operation of the cylinder is completed.

> (Note) The HEAD SEL which selects HEAD 0 or 1 is specified almost simultaneously with the D-SEL.

> > 4343

/1905.21 opskild 9991 o

1437




1-6. READ operation

on the first season of the control of the season of the se


parties floring and house the control of the

tribit in diang agaikin ni ing strati



rolled MA, this or is remained a control attraction, and a and depart of more first and a continued appropriate in the first and growing experience of the continued and


- · After seeking the cylinder when S-SEL becomes low, the RD-GATE becomes high and the serial data from NRZ OUT are converted into 8-bit data. This operation is repeated until the target sector is found. When the target sector is found, 512-byte data is input to make D-SEL high, completing READ operation.
- : Written data are output in the 2-7 system from the drive. It is to be the second and for it
- DF-SEL : Signal to access the drive.
- o CLK with a Data output obtained by converting 247 data into bi-NRZ-OUT nary codes: (Supplied at CLK rising edge.)
- RD-GATE : Validates CLK/NRZ-OUT data.
- : Becomes high when detecting 8T missing pulse, and
 - becomes low at RD-GATE falling edge.
- · SERVO : 17 units are provided for one cylinder, and 2 sectors
 - GATE



i

إلاستنسارا


1-7. WRITE operation





- When the target cylinder and sector are found by READ operation, WRT-GATE become high to write data.
- o CLK : Binary data are synchronized with CLK falling edge NRZ-IN to provide 20527 input.
- WRT-GATE: Validates data supplied from NRZ-IN.


1-8. Write retry

With the JD-3848H0S0 40M hard disk, a write fault is asserted immediately after the servo gate signal against vibration and impact received during write. On the other hand, the controller makes a maximum eight retrials against a write fault.










1-9. Motor on/off command



(1) Fig.1 shows the motor on/off sequence.


Motor startup timing is discussed next.

- When the motor is at halt, a maximum 10 seconds are required before the drive becomes ready; the time before the motor on command completion status is received after the motor on command was issued.
- ② If the motor off command was issued continuously along with the motor on command while the motor is running, a maximum 15 seconds are required before the motor on completion status is obtained after the motor on command was issued.


(2) Motor auto-off timer

- The auto-off timer can be programmed from 5 to 2 minutes 15 seconds (01~FF hex) in an increment of 5 seconds. When "00" is given, the timer is set infinitive, that is, the auto-off mode turns invalid.
- When a command that deselects the drive such as read and write is issued, the auto-off times is started to decrement upon the time the deselect is commanded.





1-10. Formatting chart



in al Borning rajo (1996)

Definition of the extra the

and the publication and the second section of the second

(Note) Formatting at inter-leave 1.

and a compared the commodition the mobile on com-2. HARD DISK DRIVE

2-1. Hard disk drive unit specifications

2-1-1. Parts number of the drive JD3848H00

2-1-2. Disks = mai bana aberga or receasi ite side ad-

Disks (1945) / 2.000 - 14 to branch about the Hill of the Assess Cylinders not (615+1) (spare) is the reference of the region of the contraction of the co Total tracks 2460+2 (spare)

Physical 4 heads Logical 8 heads

2-1-4. Maximum storage capacity

Unformatted 53.26M bytes **Formatted** 42.89M bytes

2-1-5. Recording method

Method 2-7 RLL Data transfer speed 7.5M bits/sec Recording density 25610 BPI Recording density 17073 FCPI Track density 941 TPI

2-1-6. Spindle motor

Revolutions 2592.6 rpm Mean wait time 11.57 msec Startup time 10 sec, max.

2-1-7. Format

(Physical sectors/physical tracks) 17 Formatted sectors/physical tracks 34 Formatted sector size 512 bytes

2-1-8. Access time (average at 25°C, rated voltage including settling time)

18 ms. track to track 45 ms, average 75 ms, full stroke

2-1-9. Operating environments

Operating temperature (small temperature controlled chamber)

0~50°C (55°C maximum at the top plate of the drive), or 65°C maximum subject to test conditions given in separate page.

Non-operating temperature

-20~60°C

Storage condition (packaged)

-20-60°C, within 1,000 hrs

Cycle storage (packaged)

Within 1 hour, 5 cycles at limited temperatures

Temperature slope

15°C/H maximum when operating or 20°C/H maximum when not operating

Operating humidity

20~80%RH (wet ball at 29°C, maximum), without moisture condensa-

Non-operating humidity

10~80%RH (wet ball at 29°C, maximum), without moisture condensa-

Environmental air

Must be free from corrosive gas and salt.

40dB maximum during standby (A), slow 50dB maximum during seek (A) slow

NOTE: Measuring direction

1 meter above the drive unit

Measuring conditions

Room temperature, room humidity,

rated voltage

2-1-10. Reliability

MTBF MTTR 20,000 hrs 30 minutes

P.M.

None

Life

5 years 20,000 start/stop

CSS Media defects

27 maximum excluding the cylinder 0

Defect size

11 bits maximum

Error rate

10⁻¹⁰ maximum Soft error (NOTE)

Hard error

10⁻¹² maximum

Seek error

10⁻⁶ maximum

- NOTES: (1) Recoverable after 4 retries for a soft error.
 - (2) Unrecoverable after 4 retries for a hard error.
 - (3) Above retrial errors are on the same cylinder without including recal.

2-1-11. Shock resistance

Operating

During write

5G, 10 ms (all axial directions) (half sinusoidal

waveform) (without hard error)

During read

5G. 10 MS 10 ms (all axial directions) (half

sinusoidal waveform) (without hard error)

Non-operating

70G, 10 ms (all axial directions) (half sinusoidal

waveform)

2-1-12. Vibration resistance

Operating

5~10Hz, 1.0mm, full amplitude

10~500Hz, 0.2G, peak

Non-operating

5-10Hz, constant deviation, 10.16 mm

(all directions)

10-500hZ, 2.0G, peak

Sweep speed 1 Oct./minute

2-1-13. Altitude

Operating Non-operating 0~2400 meters 0~7600 meters

2-1-14. Weight

(Shield cover inclusive)

790 grams, typical

2-1-15. Physical dimensions

Attachment-1

2-1-16. DC power (HDD only)

	Allowable error	Allowable ripple	Consumption current (max.)
+12V	±0.6V	100mVp-p	150mA (200mSec.)
+5V (MOTOR)	±0.5V	200mVp-p	1,300mA
+5V (LOGIC)	±0.25V	100mVp-p	150mA

Ripples are sinusoidal waveform of 20Hz to 120Hz and white noise of 10Hz to 1MHz.

2-1-17. Power consumption (25°C ±2°C, rated voltage)

(Maximum)

Motor on:

2.5W Read Wrote 2.8W

Seek 5.1W (7.7W, peak)

Waiting 1.9W

Standby

1.2W

Motor starting

7.9W Peak

(5 seconds, maximum)

1-18. Format

(1) Physical format

Cylinders 0 to 614 are physically formatted.

For the hard sectors, hard track format is done for each physical head.

(Cylinder 0 is not included)

(2) Sector interleave 1 (See attached drawing, Sector interleave)

NOTES: • The format is done according to JD-C3848H0S0 controller board.

- The cylinder 615 (spare cylinder) is for use of the vendor
- Cylinders 0, 1, 2, and 3 are for defect free cylinders.

2-1-19. Connector specification

The following connector or its equivalent will be used. Drive side" D50226-B002JL (Sumitomo 3M), black

Compatible connector: 50126-B000EL (Sumitomo 3M), strain relief, 3448-50126

2-1-20. Hard disk drive interface specification

PIN	1/0	SIGNAL	PIN	1 1/0	SIGNAL
1		GND	2	0	R. DATA
3		GND	4	- 1	W. DATA
5		GND	6		HEAD SELECT 1
7	1	POWER SAVE	8	0	(SHIP READY)
9		GND	10	- 1	READ/WRITE
11	1	MOTOR ON	12	1	HEAD SELECT 0
13	. 1	DIRECTION IN	14	- 1	STEP
15	0	WRITE FAULT	16	0	SEEK COMPLETE
17	0	SERVO GATE	18	0	INDEX
19	0	TRACK 000	20	O	READY
21		GND (LOGIC)	22	.	+5V (LOGIC)
23		GND (MOTOR)	24	.	+5V (MOTOR)
25		GND	26		+12V

NOTE-1: See the list below for the logic of pin 6 head select 1 and pin 12 head select 0.

Ripple is included in the allowable error.

E-Di

		HEAD SELECT 0	HEAD SELECT 1	2-1-3
	HEAD 0	"H"	"H" i-jii	Attachn
	HEAD 1	"L" #1	*75 IX	er e ar
	HEAD 2	"H":30349 @	<u> 13) 대기원 기원 () 13 -</u>	Ju=1925
ו כעוו	HEAD:3	, Allowallie Co	old.woilA L I	

NOTE-2: The pin 6 is not connected because it is used for the fac-

NOTE-3: Output on the pin 8 goes low when the head moved over the shipping position which canadrive the red LED. Be comes valid when READY become low.

NOTE-46M/Orexcept for the pin 8 are:74HC compatible (2K:pullup attached for input)

age to be included in the allowable error

tair will all

2-1-21. Drive margin

2-1-17. Fower consumption (SS'O ±29/opagedeae et al.

Measuring condition: 50°C-without moisture within a small-temperature controlled chamber, rated voltage. Has random pattern and write compensation.

2-1-21. Installing direction


The hard drive should normally be installed horizontal (label facing up) or transverse (label and connector facing side). Need discussion if to be installed with tilt.

Never install it with the connector facing up or down.

HDD temperature and moisture assurance test conditions

(1) Temperature and moisture assurance limits

1-1 Operation 0°C-65°C (10%-80%RH_non-condensing) (2) According to the temperature test conditions the temperature test conditions.



(2) Humidity test condition ກຸດຄົດວາກ ລາງ ກາວເລືອດຄຸດ ເຊື່ອງ ໄດ້ ເຂື່ອງ ເປັນຄຸດ ກາວເລືອດຄຸດ ເຊື່ອງ ເຂື່ອງ ເຂື່ອງ

Zerla (Milesel of Night and East of the con-J. 951 ABBR (AN) untained) haberrall it proper, payages (%) 100 RH រ៉ាង១៨ន ខេត្តជាសម្រាស់ ភេសភា ជាជា ៤. 🙀 👝 🦠 80 IAME 12 60-VΙΑ 40 . 1110720 ÷20 : #10 : 0 | 1 | 10 () 20 | 30 40 1 50 1 60 7 70 80: BWAGAPE FA•C XJUHF | O ; ೆ (Fig-2) READY Solid line: assured operation range SJEDOT) VB4 23 4040M) A0+ 4HO14OM) (H45) 4 2-2 Temperature change 1) Operation: 15/C/H, maximum


bits it it?) Storage: nic to signification 20°C, maximum: 100 a signification 20°C, maximum: 100 a signification 20°C, maximum: 100 a significant and 20°C and a

(3) Operating test method (Appendical) molifibring agreented

3-1 Humidity can be any under 0°C. $-98^4 + 0.0\%$ 0.066 in -0.06 0.08

3-2 The test will take place in the order of temperature change, starting from the room temperature of 23 C (arrowhead)

3-3 Cyclic temperature and humidity operating test (temperature at the top plate as shown in Fig.1)



→→ Hơtửš*(Ĥ) tước maximum during standler (A), shor tước and instruction dearce soo (A) to so

3-4 The above temperature/humidity test comprises a cycle.
Situ ovillo and overdiscion in politocide addiscread.

In a discretization of cycles reports a recently comprise extraction.

egister i tribulo di Santo i di di di attorio di antico di attorio di attorio di attorio di attorio di attorio di attorio di attori Attorio di a

and and entertain the first of the first

Johnson (Ed. Administration of SW Construction Computation)
 Johnson (Ed. Administration of Legal Construction)

to Tour Constitution that which was the part of the constitution o

Campiago accidado atras

Messe providing — B. 1042, ocnobial developed to the season of deal of the Conference of the Confer

man factor of the second of th

Manage 1-1

्राज्यसम्बद्धाः अस्ति । अस्ति । अस्ति । सार्वेशसम्बद्धाः । सार्वेशसम्बद्धाः । सार्वेशसम्बद्धाः । सार्वेशसम्बद्धाः । सार्वेशसम्बद्धाः । सार्वेशसम्बद्धाः


Serial Weldel

To call the amount of the convertible province bloodies.


ATTACHMENT

Sector interleave table (8 heads/17 sector formats)

Interleave factor 1




Sector sequence: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16



CHAPTER 6. POWER SUPPLY CIRCUIT

6-1. Block diagram

Fig. 6-1 shows the block diagram.



6-2. Electric characteristics

(1) Input voltage

This power supply unit could be operated by using one of the following input voltage and the combination of them.

a. AC adaptor (CE-452V)

9.0V±0.5V 2.5A

b. Lead battery (UBATZ1003ACZZ)

5.0V-6.5V 4.2Ah

c. External input

9.0V±0.5V 2.5A

(2) Non-load current

Table 6-2 shows the input current from the battery connector when all outputs are non-load with 6.3V input from battery connector without using AC adaptor.

IPON	CURRENT
Low	less than 500μA
High	less than 200mA

Table 6-1

(3) Monitering output

The power supply unit outputs the following 2 monitering outputs.

a. VLB

The VLB tells the battery voltage to the system.

The output connect the battery terminal through the diode equal of RK13.

b. VAC

The VAC tells whether the AC adaptor is connected or not.

The output should be more than 6.5V while the AC adaptor is connected.

(4) Battery voltage detection

When VLB voltage is changed according to the value in table 6-2 without connecting AC adaptor, the VGG output voltage satisfies the value in the table 2.

(IPON is set to low. VGG load is adjusted to 1mA.)

VLB voltage (V)	VGG voltage (V)
from 0 to 4.0	less than 0.3
from 0 to 5.1	4.75 – 5.25
from 6.0 to 4.8	4.75 – 5.25
from 6.0 to 4.0	less than 0.3

Table 6-2

(5) Output voltage

The power supply unit could supply the following outputs by either the inputs of AC adaptor, battery, or external input.

The converting efficiency should be more than 70% when using the battery as the input.

a. VGG (+5V±0.25V)

The VGG output is always supplied to the logic ICs on the Main PCB.

b. VCC (+5V±0.25V)

The VCC output is supplied to the logic ICs on the Main PCB, LCD unit, FDD unit, and HDD unit while the control signal IPON is high.

c. V+12 (+12V±0.6V)

The V+12 output is supplied to the ICs, the HDD unit and fan while the IPON is high.

d. V-12 (=12V±1.0V)-

The V-12 output is supplied to the ICs while the IPON is high.

e. V-5 (-5V±0.25V)

The V-5 output is supplied to the optional MODEM unit while the IPON is/high.

f. VLCD (-11.5) ~ -20.7V) PERCE

The VLCD output is supplied to the LCD unit while the IPON is high. The output could be changed by the volume to adjust the contlast of the LCD.

The output shouldn't be beyond -26.0V.

g. VCRT (+5V±0.25V)

. - //// -- !

4 11/0-

]

The VCRT output is supplied to the optional CRT adaptor while the control signals IPON and PVGRT are high. 101 /

h. VBKL (AC 35V - 100V)

ida di Pili

A/A = B/A

The VBKL output is supplied to the EL pannel while the control signals IPON and PVBKL are high.

The output could be changed by the volume to adjust the brightness of the backlight.

The state of the s

of the interpretation of the second section of the second section is a second and conference appreciately the control of the control of the control of

Add to wind his his for your said

നഗ്രാഗ്രാഗ്രത്ത് ജിന്ന് എംഗ്ലം 🔭 (എ

医复数动物质

a de Globellaton

The maximum brightness of the EL panel should be 80nt.

The frequency of this output should be from 700Hz to 800Hz.

The following table is output characteristics of all outputs TC 🔬 🖫

	OUTPUT	CONDITION	VOLTAGE (V)	CURRENT (mA)	RIPPLE (mVp-p)
VGG			5.0±0.25		less than 100 (
	VCC	IPON = High IPON = Low	5.0±0.25 less than 0.3	300 – 2800 วามูลเอ ปองได้ จก	less than 100
	V+12	IPON = High	12.0±0.6	0~200	less than 150
	人 [日7]	IPON = Low	0±0.3		2
Γ	~V∸12	IPON = High	-12.0±1.0	0 ~ -20	less than 150
j	TO STATE OF A STATE OF A	IPON = Low	0±0.3		
	V-5	IPON = High	-5.0±0.25	020	less than 100
٠	·/:	IPON = Low	0±0.3i √		()
	"VCRT	PVCRT = High	5.0±0.25	0~120	less than 100
Ţá	ECHAN	PVCRT = Low	less than 0.3		
	VLCD	IPON = High	-20.711.5	-1025	less than 200
	T) 91	P IPON = Low	0+0.3		· / 1.
	ABKE	PVBKL = High	AC 35 - 100	7 7	
		PVBKL = Low	0		
_	-:		Table 6-3	1	

- NOTES 1) The control signals are from the CMOS IC powered by VGG, and the range of high is 4.0 to 5.25V, low is less than 0.5V.
 - 2) PVCRT = High, PVBKL = High means IPON = High too.
 - 3) The currents of the VCC is the peak current. It is continuously supplied less than 1.6A.

(6) Input current of IPON, PVCRT, PVBKL


When IPON, PVCRT, PVBKL is high level (+4.0V) at on mode, the input current of them satisfy the Table 6-4.

	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Input current
IPON-		less-than 1mA
PVCRT	Tanana .	less than 1 mA
PVBKL	V 7 %	less than 1mA

Table 6-4

6-3. Battery recharge circuit

When the AC adapter or VEX is supplied, if IPON is at low (the set is OFF); the charging characteristic of the battery is as shown in Fig. 6-2. To check the operation, provide a dummy resistor to the battery connector and check points A ~ D in Fig. 6-2 and Table 6-5.



(1985年) 27 M 新日本 第

100

ارتحا فاسج والربوان

or a legal of the cold allocatific commutations are set out, for each of his great and

Table 6-5 Recharge circuit test point

Point	Voltage	Current	Remarks a street
Α	6.85±0.05V	○10mA\/ ##/	
ាង្គ ទេប្រជ ទ់ វិញ ឡាយង្គារប			***Voltage/current are changed around this point. アルデジン カル・デージン カル・デーション ウェー・デー・ファー・デー・アー・アー・アー・アー・アー・アー・アー・アー・アー・アー・アー・アー・アー
<u></u>	6.85±0.1V	⁷	Current reduces around this point.
D	6.5±0.2V	1.1~1.4A	Current is constant though voltage is varied.

Time required for charging the battery is about 8 hours when the set is OFF (IPON is at low), and 20 to 30 hours when the set is ON (IPON is at high).

CHAPTER 7. APPENDICES

7-1. μPD70208G Main CPU (V-40)

1. Features

1-1. High-performance 8-bit CPU

- 1M-byte memory space and 64K-byte I/O space
- Abundant memory addressing modes
- Fourteen 16-bit register sets
- Instruction set with 101 types of powerful instructions
- · Bit field manipulation instructions
- Packed BDC arithmetic operation instructions
- Memory-memory high-speed block transfer instructions
- High-speed multiplication and division instructions by exclusive hardware
- High-speed effective address calculation by exclusive hardware
- A wealth of interrupt process functions
- μPD8080AF emulation mode
- Standby mode


1-2. Internal clock generator

1-3. Programmable wait function

1-4. Dynamic RAM refresh function

2. μPD70208G Pin Configurations

o 80-pin Plastic Flat Package (Top View)



1-5. Timer/counter unit

- Three 16-bit counters
- Six programmable count modes
- binary/BCD count
- Multiple-latch commands

1-6. Serial control unit

- Asynchronous serial communication
- o Clock rate: Baud rate x16, x64
- Baud rate: DC to 48.4k bits/sec.
- o Character length: 7/8 bits
- o Transfer stop bit: 1/2 bits

1-10. IEEE-796 bus compatible interface


1-11. CMOS

1-12. Low power consumption

1-13. Single power supply

1-14, 10-MHz clock

3. µPD70208G Block Diagram



NOTE: For µPD70208G, pins 3 to 10 are output only.

4. Pin Function

4-1. AD7 to AD0 (address/data bus) ... 3-state input/output

These pins constitute a maltiplexed address/data bus that outputs the lower 8 bits of 20-bit address information and inputs/outputs 8-bit data on a time-division basis. These pins function as the address bus during T1 state of the bus cycle, and as the data bus during T2, T3, TW, and T4 states. The operation of the count moved

These pins become high impedance during hold acknowledge. ...

4-2. A15 to A8 (address bus) ... 3-state output

These pins output the middle 8 bits of 20-bit address information. These pins become high impedance during hold acknowledge...

4-3. A19/PS3 to A16/PS0 (address bus/processor) o Vitare attention attack are status) ... 3-state output

These are time-multiplexed output pins that output addresses and processor status signals.

do la livera de la compansión de la comp

These pins function as an address bus during Thestate of the bus cycle. They output processor status signals during T2, T3, TW, and 20110 11-1 T4 states.

When functioning as an address bus, these pins output the higher 4 bits of address information. All these pins output 0 during I/O access. The processor status signal is output during both the memory and I/O accesses. The PS3 pin outputs 0 in native mode and when the cycle is neither DMA nor refresh; otherwise, it outputs 1. The PS2 pin outputs the content of the interrupt enable flag (IE).

The PS1 and PS0 pins indicate which segment is used by the current bus cycle.

Processor Status			
A17/PS1	A16/PS0	Segment	
0	0, 3	Data segment 1 (DS1)	
0	1	Stack segment (SS)	
1	0	Program segment (PS)	
1	1;	Data segment 0 (DS0)	

These pins become high impedance during hold acknowledge.

4-4. REFRQ (refresh request) ... Output

This is an output pin that outputs an active-low signal during T2, T3 and TW states of the refresh cycle.

4-5. HLDRQ (hold request) ... Input-

This pin inputs a high-level signal when an external device requests that the address bus, address/data bus, and control bus be released. The priority of this signal is as follows: REFU (highest priority) > DMAU > HLDRQ > CPU > REFU (lowest priority).

4-6. HLDAK (hold acknowledge) ... Output

This signal indicates that the µPD70208/70216 has acknowledged the hold request signal (HLDRQ) and set the buses to the high-impedance state. When this signal is at the high level, therefore, the address bus, address/data bus, and control bus of 3-state output system become high-impedance state.

If a refresh request or DMA request with higher priority than the HLDAK signal occurs during hold acknowledge, HLDAK becomes inactive. Then the µPD70208G requests that the bus control be returned to it provided that the HLDRQ signal becomes inactive at the same time.

4-7. RESET (reset) ... Input

This is an active-low reset input pin and takes the precedence over all the other operations. The reset operation affects not only the CPU but also the on-chip peripherals. After the reset input is released, the CPU starts executing the program from address FFFF0H. The RESET input is also used to release the standby mode of the CPU.

4-8. RESOUT (reset output) പ്ര Output തുടുന്നു വൃദ്

This pin synchronizes the asynchronous signal input to the RESET pin with the internal clock and then outputs it as an active-high signal. This signal can also be used as a system reset signal.

(04-V) UEO hissu 5000000001, 1-V 4-9. READY (ready) ... Input

The basic bus cycle of the μPD70208G requires four clocks. However, when the READY signal goes low (inactive) a wait state (TW) is inserted between T3 and T4 states and thus the bus cycle is extended. This function is used for memory or I/O whose access time

This signal is internally synchronized with the clock and supplied to each block. Then it is checked during T3 and TW states.

Other than by this signal, TW state can be also inserted by programmable wait function. uvalo di sa pada ng a tanuliko Otel ya ba-

4-10. NMI (nonmaskable interrupt) ... input

This pin inputs an interrupt request signal that cannot be masked by softwaremail average in wildogstrods are arbitrary at each ar

This input signal is rising-edge triggered and is sampled in each clock cycle. When the current instruction has been executed, an interrupt assigned with No.2 vector is generated.

This interrupt is also used to release the standby mode of the CPU.

aireada d<mark>onio l</mark>aternio 4-11. MRD (memory read) ... 3-state output

This signal becomes active (low level) when data is read from the memory. This signal also becomes active when the memory is refreshed by the on-chip refresh control unit or when data are transferred from the memory to I/O by the on-chip DMA control unit.

The MRD signal becomes active during T2, T3, and TW states of the bus cycle.

This pin becomes high impedance during hold acknowledge.

Walker of the september of the first 4-12. MWR (memory write) ... 3-state output

This signal becomes active (low level) when data are written to the memory. This signal also becomes active when data are transferred from the I/O to memory by the on-chip DMA control unit. When data are processed by the CPU, the MWR signal becomes active during T2, T3, and TW states. However, when data are processed by the DMA unit, the MWR signal becomes active during T3 and TW states. This pin becomes high impedance during hold acknowledge.

4-13. IORD (I/O read) ... 3-state output

This signal becomes active (low level) when data are read from the I/O. However, if the I/O to be accessed is on the chip, it will not become active. The IORD signal also becomes active when data are transferred from the I/O to the memory by the on-chip DMA control unit. This signal becomes active during T2, T3 and TW states of the bus cycle.

This pin becomes high impedance during hold acknowledge.

4-14. IOWR (I/O write) ... 3-state output

This signal becomes active (low level) when data are written to the I/O. However, if the I/O to be accessed is on the chip, it will not become active. The IOWR signal also becomes active when data are transferred from the memory to I/O by the on-chip DMA control unit.

This signal becomes active during T2, T3, and TW states when data are processed by the CPU. However, when data are processed by the DMAU, the IOWR signal becomes active during T3 and TW states for normal write timing; T2, T3, and TW states for extended write

This pin becomes high impedance during hold acknowledge.

4-15. ASTB (address strobe) ... Output

This signal is an active-high strobe signal that externally latches address information. This signal becomes active while the clock (CLKOUT) in T1 state of the bus cycle is at low level.

Maria ang komitina di mari Manata dah madi da Mi

This pin outputs low-level signal during hold acknowledge.

4-16. BUSLOCK (bus lock) ... 3-state output

This signal is used to request the other master CPUs in the multiprocessor system not to use the system bus while the instruction following the BUSLOCK prefix is being executed or during interrupt acknowledge cycles.

During bus lock (i.e. BUSLOCK is active), hold request and DMA request are ignored, while refresh request is hold off,

This pin becomes high impedance during hold acknowledge.

4-17. POLL (poll) ... Input

The signal input to the POLL pin is checked by the POLL instruction. If the signal is at the low level, the program execution proceeds to the next instruction. If the POLL pin is at the high level, it is checked every five clocks until the POLL input goes low. These functions are used to synchronize the CPU program with the operations of external devices.

4-18. BUFR/W (buffer read/write) ... 3-state output

This signal is output to determine the data transfer direction of an external bidirectional data buffer. If it is high level, data are output from the $\mu PD70208G$ to the external device. If the signal is low level, data are input from the external device to the $\mu PD70208G$.

This pin becomes high impedance during hold acknowledge.

4-19. BUFEN (buffer enable) ... 3-state output

This signal is active low signal and is used as an output enable signal for the external bidirectional data buffer.

During T2 through T4 states of the read cycle and interrupt acknowledge cycle, it becomes active (low level). This signal also becomes active during T1 through T4 states of the write cycle.

However, the BUFEN pin will not become active when the internal I/O on the chip is accessed.

This pin becomes high impedance during hold acknowledge.

4-20, X2 and X1 (clock) ... Input

To use the internal clock generator, a crystal must be connected across the X2 and X1 pins. The oscillation frequency of the crystal to be connected should be 2 times the operating frequency.

If an external clock generator is to be used, the square wave of 2 times the operating frequency must be input to the X1 pin and the inverted signal of the X1 to the X2 pin.

4-21. CLKOUT (clock out) ... Output

This pin outputs the square wave clock that has one half the frequency of crystal frequency or X1 input frequency.

4-22. BS2 to BS0 (bus status) ... 3-state output

These pins output status signals that inform the external bus controller of the current bus cycle.

These signals become active during T1 and T2 states and are encoded as indicated in the table below. By decoding these encoded signals, the external bus controller can generate control signals by which to access the memory or I/O.

Only when CPU enters halt state, BS2 to BS0 indicates the CPU passive state one clock earlier than normal states.

BS2	BS1	BS0	Bus cycle
0	0	0	Interrupt acknowledge
0	0	1	I/O read
0	1	0	1/O write
0	1	1	Halt
1	0	0	Program prefetch
1	0	1	Memory read*
1	1	0	Memory write (including DMA cycle)
1	1	1	CPU passive state

^{*} In addition to the CPU read cycle, the "memory read cycle" includes the DMA cycle, DMA verify, and refresh cycle.

These pins become high impedance during hold acknowledge.

4-23. QS1 to QS0 (queue status) ... Output

These signals inform an external device (floating-point operation chip) of the CPU's internal instruction queue status.

The "queue status" means a status in which the execution unit (EXU) in the CPU accesses an instruction queue. The contents output to the QS1 and QS0 pins are valid only during one clock cycle immediately after the EXU has accessed the instruction queue.

QS1	QS0	Instruction queue status
0	0.00	No operation (no changing queue)
	1	The first byte of an instruction is fetched.
0	- '-	
	U	The queue is empty.
1	1	The second or latter byte of the instruction is fetched.

The status signals are provided so that the floating-point operation chip can monitor the program execution status of the CPU and performs processing in synchronization with the CPU when the control is given to the chip by the FPO (floating point operation) instruction.

4-24. TOUT2 (timer output) ... Output

This is the output pin of the internal timer/counter unit (TCU). Of the three counters of the TCU, the result of the TCT#2 is output to this pin.

4-25, TCTL2 (timer control) ... Input

This is the control input pin of the internal timer/counter unit (TCU). Of the three counters, the TCT#2 is controlled by this input.

4-26. TCLK (timer clock) ... Input

This is the clock input pin of the internal timer/counter unit. However, the clock actually input to each counter is selected by software from either the clock input to this pin or the operating clock of the $\mu\text{PD70208G}$ on which frequency division has been performed.

4-27. INTP7 to INTP1 (interrupt request from peripheral) ... Input

These seven pins input asynchronous interrupt requests to the internal interrupt control unit (ICU). Either edge-triggering (at the rising edge) or level-triggering (high level) of these input signals can be selected. These interrupt request inputs can be also used to release the standby mode of the CPU.

These pins have internal pull-up resistors.

4-28. INTAK/SRDY/TOUT1 (interrupt acknowledge/serial ready/timer output) ... Output

This is a shared output pin for interrupt acknowledge signal, serial ready signal, and timer output (TCT#1). The interrupt acknowledge signal INTAK becomes active (low level) during T2, T3, and TW states of the interrupt acknowledge cycle of the CPU. The SRDY signal is output from the internal serial control unit (SCU) and becomes active (low level) when the receiver is enabled to receive data.

The TOUT1 signal is output from the internal timer/counter unit (TCU). Of the three counters, a result of the TCT#1 is output to this pin. The functions of this pin is selected by controlling the OPCN (on-chip peripheral connection) register in the μ PD70208G by software.

4-29. DMAAK3/TxD (DMA acknowledge/transmit data) ... Output

This is a shared pin and outputs the acknowledge signal for channel 3 of the DMA unit and serial data from the serial control unit (SCU).

The DMAAK3 signal is active-low.

When this pin functions as the TxD pin, it becomes high level (marking) if there is no transmit data. When transmit data is set, the start bit (low level) is automatically output and then the set data is serially output. A parity bit and a stop bit (high level) are appended to the end of the each data. Whether to append the parity bit can be specified by program.

The μPD70208G/s/internáβ/OPGN (orectifip) peripheral/connection) register controls the function of this pin (refer to 12,1 System I/O Area). of the CFUre internal instruction queue stellas.

The "quenc daigs" means a signs in cluca its ear outen unit (EXI b 4-30. DMARQ3/RxD (DAM request/receive data) OSS and GSO pas are valid only during one order open inter**tuoni**.

This is a shared pin that inputs the request signal for channel 3 of the DMA unit and the serial data of the SCU.

The DMARQ3 signal is active-high.

When this pin functions as the RxD pin, a high-level (marking) signal is input to it when no data is transmitted. The RxD pin starts receiving data at the falling edge of the start bit as at oursepect.

The three pins described in Sections 4-28 through 4-30 can be specified in the following four ways by controlling register OPCN (onchip peripheral connection) of the µPD70208G by software required the program execution status to the Oracles and the Oracles are

	i loriavo gri de	thy 1740 and dile	.สดประสัตภสาสพร	<u>ai prisonal najumbol</u>
	.c Pinusisci	DARA ARAGO	-41-43-6-4	INTAK/SRDY/TOUT (
	election	— DIVIAAKS/TXD	-DWARQ3/RXD	TNTAK/SRDY/TOUTT
i	1	DMAAK30	Oudmarq3=773	D) STUNTAK. AS-A
ď.	市で 25円 注	នេះ ន DMAAK3 រពេញ	ടന്ന DMARQ3 ാ പ	j Jude TOUT tel aldT
١	чε ο≀ ³ είπο э:	Zali-v TxD 1.10 H	ADDE OF RXD POLICE	u to se intak nors:
ĺ	4	TxD	RxD	SRDY ""

er. Torl. 2 (timer control) ... Input 4-31, DMAAK2 to DMAAK0 (DMA acknowledge) ... - Japan at glostation (CT) - at general

These pins output the DMA acknowledge signals from channels 2 through 1 of the DMA unit মৈল্ড 🐪 ্রিকটিড কলৈ 🙌 ম These signals are active-low.

o double had by a paid to be said or within or belease of by software from 4-32. DMARQ2 to DMARQ0 (DMA request) ... Input

These pins input the DMA request signals to channels 2 through 0 of the DMA unit.

These signals are active-high pure drei) 3 FETVI or TVIVE and

Migailaa , amaan 4-33. END/TC (end/terminal count) ... Input/output

This active low pin controls termination of data transfer by DMA when the data transfer is performed by the DMA unit. When a low-level pulse (END) is input to this pin during the DMA transfer, the DMA unit will terminate the ongoing DMA servicing. Also, when the number of DMA ransfers specified for each channel is complete, this pic outputs a low-level pulse (TC).

Because this pin is an open-drain, a pull-up resistor must be externally connected.... (ການກົນລອກລາກກັນກ່າວວ່າ ໃນກ່ານຂ້າວ ກ່າວໄທຄວາກ ເ

4-34. VDD (power supply) in ut nig tactice beauty or the

This is a positive power supply pine overs some and the Z the York and 1940 and Duke a spir more topic or a built

4-359 GND (ground) see as called statement of assault and a

This is a ground pin (0V). The state of the งรับ (1 ยังโอ โดยเมินเป็น เครื่องใน และได้ เหตุ เป็นเหตุ (1 เดา) (1 เดา)

4-36. IC (internally connected)

Don't connect any signal with this pin and must be left open.

eles, Filläläläiki tuli (liikia rokmoviosineikellellik

والمرازات وووالوالانتاز أموو Lateral stoll before cole dynamics, with the paradian ring being long for the

1992) Not todago tyres act mot of la lures bus time AWC additi

waters in a Luph 硬体配制。 a N

tioned the cut functions as the Tab plant Lacomos high level (mark ind i<mark>nsta mil</mark> tio centrició innocessi sur W. Tambilme non na control in force daw ir wije sationationally cap it and then it cast that is serially ead from all of be unique or the fight tarpeautical about ve belig ag the fact and party all had properly redoded to the dome that

5. Functional Blocks-3 ... (Nool 2013) NOO 13138 .01-4 this signal is used to request the other master Calle in the multi-

5-1. CPU (central processing unit) of the auditive reseasons

The CPU consists of two independent processing units: BCU (bus control unit) and EXU (execution unit). Each of these two units performs the following function.

Prefetches instructions using instruction queues (the

EXU...... Processes data (executes microprograms).




Fig. 5-1 μPD70208G CPU block diagram

5-2. BIU (bus interface unit)
The BIU controls the pins constituting the data bus, address bus, and control bus. These buses are used by three functional blocks: the CPU, DMAU (DMA control unit), and REFU (refresh control unit). The BIU synchronizes the RESET and READY inputs using the clock signal generated by the clock generator. The synchronized reset signal is active-high that is used in the μPD70208G as well as supplied to an external device via the RESOUT pin. The synchronized READY signal is supplied to the internal CPU, DMAU, and REFU.




Fig. 5-2 Synchronization of RESET and READY lavbulaudu bawayinay AMA asaya AMat

There opine baccome mightimpe democ during held ce browledge

Smallt are

5-3. BAU (bus arbitration unit)

The BAU performs the bus control arbitration. The bus control priority is as follows:

REFU (highest priority) > DMAU > HLDRQ > CPU > REFU (lowest priority)

The REFU can take either the highest or lowest priority depending on the pending status of the refresh request. Even when a bus is used by a bus master, if another bus master with the higher priority requests the bus control, the BAU requests the current bus master to return the bus control by inactivating the acknowledge signal (i.e., bus acknowledge signal to the CPU, DMAU, or REFU, or the HLDAK signal to an external device). When the bus request signal (i.e., bus request signal from the CPU, DMAU, or REFU, or the HLDRQ signal from an external device) becomes inactive in response to this bus relinquish request, the BAU gives the bus control to the bus master with the higher priority.

When the bus control is sent between the internal bus masters, bus control request, acknowledge, relinquish request, and relinquish are efficiently performed.

5-4. CG (clock generator)

The CG generates clock signal one half the frequency of the crystal connected across the X1 and X2 pins and provides the clock to the CLKOUT pin and each functional block of the μ 70208G. The duty cycle of the generated clock signal is 50%.




Fig. 5-3 Clock generator

5-5. REFU (refresh control unit)

The REFU generates refresh addresses and refresh request signals. By using these, the memory, if it is a dynamic RAM, can be refreshed.

5-6. WCU (programmable wait control unit)

The WCU has a function to insert up to three clocks of wait states TW to compensate for the process speeds of low-speed memories or I/O's. The number of clocks per wait state TW can be independently specified for CPU access, DMA access, and refresh access. Especially, when accessing the CPU, the memory space can be divided into three areas. These three areas and I/O can be independently specified.

5-7. TCU (timer/counter unit)

the TCU is a timer/counter unit. Three independent counters are provided in the TCU. The output signal of one of the counters is supplied to internal blocks whereas that of another one is supplied to external devices. The output of the last counter can be supplied to both internal and external devices.

5-8. SCU (serial control unit)

The SCU performs asynchronous serial communication.

5-9. ICU (interrupt control unit)


The ICU is an interrupt control unit, and arbitrates eight interrupt requests, generates an interrupt request that is to be sent to the CPU, and sends the interrupt vector number to the CPU. One of the eight interrupt request lines is not externally connected but it is connected to an output of the internal timer/counter.

5-10. DMAU (DMA control unit)

The DMAU is a DMA control unit and controls data transfer performed by using DMA (Direct Memory Access) between the memory and I/O.

7-2. LU57844P SUB CPU (SCM)

1) Block diagram



that Althoration the live could arbitration and the bosonical primary

Signal name	is seas abos rab., 71 an rangina al <mark>pin</mark> grenian.	armag elle od r arras ar <mark>in/Out</mark>	Vincing forther early (i) you had been a seeken to be the property of the desired
IP60ກຸນ ໂອງນັກເ	a dan 2 <mark>7</mark> 000000	ాలా) ు <mark>in/Out</mark> ్రా	Bi-directions: Host I/F port
1 15(7)	P1		in a composition of the second of the property of the control of t
PC2 SAF	crif or çû i <mark>þá</mark> ti of abilo. Na sam þássar a fr	In/Out ^{Di}	ing challe, thin of the others are not Twen vien a burns used
10 (2.) 12 (10 [PC3 12 [13 (40]])	oj opoda 1930 sipoje je	no la maria	an vinning pseball and district and a refer in its return and keep CRT Power switch
PACE IN PART OF THE	3000 55 100 200 55 15	He and collection	「「AST MANDELL COLLEGE OF THE SECOND PROFESSION OF THE TELESCOPE OF THE SECOND OF T
PAMON	ന്നു ചി പ്രാ ചി ഉപ	180-25 FICIAL VIOLE	VCC Power switch
Wind the Parties On	002 003111 - 201	Out Out	VCC Power switch
KSEN0	R00	บั <mark>ท</mark> ีโดยนุล	
KSEN1	R01	ln .	Rey sense line to time () thrus () the firm of the first of to the control to the first of the f
KSEN2	Car ro2 diadoon	omis) Utili 🗆 🖰	specially and an engineering service of the service
ars - ກວາກ KSEN3 / 514 ຖາໃນກ	2011. # R03 : #######	64 - I n 6-844	And the second of the second o
ogaa ar ⇔; KSEN4 adh io agu			Specifical congress of the confidence of the con
ing of bod KSEN5 are taste	eta lo ball Ribl hadu ado	oid is mana lo r beilg	are deligables for the super-son facility of the right groupset forms.
#####################################	ពេសរបនរ ាក្សីវិ មានស្វែក	ทศกุกสภาสม ีเก รดเลียก	ंद्रवास्त्री भू प्रवेशक भू
KSEN7		ntiolius att d o tambini	· ·
LED1	R20	Out	Caps Lock LED (ระสาธาราช ประจำวัง เล้า-
LED2 LED3	[Jim B2] dinon le	ກາວາ) 17 941 .6-8 Out	Soft Eock LED gratue and addition was latered what talk trusted and a
*RESET	ກ ແລະ ສະສຸດຄວາມຄວາມ ເກົາະສາ ສະສຸດຄວາມຄວາມຄວາມ R23	annaise violit and	System Reset (active low)
FDN0 (SW7)	. R30	Out	Not used 1997 to a per la presentation de la constantina del constantina de la constantina de la constantina della const
FDN1 (SW8)	R31	Out 3	Not used
COM1/2	R32	on the Out	COM1/*COM2 select
TKPDEW	e 11 eme R33 de la 174	e af in seco lin ius a	Ten-key-pad select switch (High)
KSTRO : 1	÷ ar → Z 0	Out	Key strobe line (0 thru 10)
CONTRACTED TO STRIP	7 * * * * * * * Z1 * * * * * * * * * * * * * * * * * * *	Out	(KSTROBE0=SLP/RES key strobe)
KSTR2	∋ 22 ·	Out	(KSTROBE1=ON SW strobe)
KSTR3	Z3	Out	· ·
KSTR4	.01 tu 10 Z4 500 J.W.		
KSTR5 KSTR6	. 25 · ,	Out Out	
KSTR7		Out	
KSTR8	Z8	Out	
KSTR9	Z9	Out	(KSTROBE8, 9=Low Batt LED)
KSTR10	Z10	Out	(KSTROBE10=V-reference)
CPUHS	Z11	ln	Host hand shake signal
SCMHS	<u>Z</u> 12	Out	SCM hand shake signal
BKLIGHT	Z13	Out	Back-light control
KCLKOUT	Z14	Out	KEY I/F clock out
LB KCI KINI	Z15 Kl	Out In	Low Battery Signal for HDD KEY I/F clock in
KCLKIN ON/OFF	KH	ln	ON SW sense
KDATAIN	KL	in	KEY I/F data in
LOWBAT0	KÇO	An: Out/In	Low battery FATAL Level
LOWBAT1	KC1	An: Out/In	Low battery WARNING level
ACPOWER	KC2	An: Out/In	AC adaptor
*RI	КСЗ	ln	Ring indicator
KDATAOUT	SOUT	Out	KEY I/F data out
SSPKR	F	Out	Low Battery Beep.
VCCHK	SIN.	e' In	V _{CC} check

^{*} means active low signal.




7-3. 8087 NUMERIC DATA COPROCESSOR 8087-1

- **High Performance Numeric Data Coprocessor**
- Adds Arithmetic, Trigonometric, Exponential, and Logarithmic Instructions to the Standard 8086/8088 and 80186/80188 Instruction Set for All Data Types
- CPU/8087 Supports 7 Data Types: 16-, 32-, 64-Bit Integers, 32-, 64-, 80-Bit Floating Point, and 18-Digit BCD Operands
- Compatible with IEEE Floating Point Standard 754

- Adds 8 x 80-Bit Individually Addressable
 Register Stack to the 8086/8088 and 80186/80188
 Architecture
- 7 Built-In Exception Handling Functions
- **MULTIBUS® System Compatible Interface**

The 8087 Numeric Data Coprocessor provides the instructions and data types needed for high performance numeric applications, providing up to 100 times the performance of a CPU alone. The 8087 is implemented in N-channel, depletion load, silicon gate technology (HMOS III), housed in a 40-pin package. sixty-eight numeric processing instructions are added to the 8086/8088, 80186/80188 instruction sets and eight 80-bit registers are added to the register set. The 8087 is compatible with the IEEE Floating Point Standard 754.






Figure 1, 8087 Block Diagram

Figure 2. 8087 Pin Configuration

Table 1. 8087 Rin Description

Symbol	Туре	NOSSEONATION AT A Name and Function
AD15 – AD0 olda230 88103103103 bre	I/O ISDA YILOU ISDAGOODII	ADDRESS DATA: These lines constitute the time multiplexed memory address (T ₁) and data (T ₂ , T ₃ , Tw, T ₄) bus. A0 is analogous to the BHE for the lower byte of the data bus, pins D7 — D0. It is LOW during T ₁ when a byte is to be transferred on the lower portion of the bus in memory operations. Eight-bit oriented devices tied to the lower half-of-the bus would normally use A0 to condition chip select functions. These lines are active HIGH, they are input/output lines for 8087-driven bus cycles and are inputs which the 8087 monitors when the CPU is in control of the bus. A15 – A8 do not require an address latch in an 8088/8087 or 80188/8087 the
	:2 1 Baarsais:	*8087 will supply an address for the T₁ — T₄period: เอเซอโซอสา อื่อโซอโซอโซฮ อาเม ลอยอเซอโซฮ
A19/S6,aaahatal A18/S5, A17/S4, A16/S3)iiiiVQme.	ADDRESS MEMORY: During T ₁ these are the four most significant address lines for memory operations. During memory operations, status information is available on these lines during T ₂ , T ₃ , Tw, and T ₄ . For 8087-controlled bus cycles, S ₆ , S ₄ , and S ₃ are reserved and currently one (HIGH), while S ₅ is always LOW. These lines are inputs which the 8087 monitors when the CPU is in control of the bus.
BHE/S7	I/O	BUS HIGH ENABLE: During T ₁ the bus high enable signed (BHE) should be used to enable data onto the most significant half of the data bus, pins D15 – D8. Eight-bit-oriented devices tied to the upper half of the bus would normally use BHE to condition chip select functions. BHE is LOW during T ₁ for read and write cycles when a byte is to be transferred on the high portion of the bus. The S7 status information is available during T ₂ , T ₃ , T _w , and T ₄ . The signal is active LOW, S7 is an input which the 8087 monitors during the CPU-controlled bus cycles.
<u> </u>	ar aredaireas.	STATUS: For 8087-driven, these status lines are encoded as follows:
. S2 , S1 , S0	V Carre	S2 S1 S0 0 (LOW) X X Unused 1 (HIGH) 0 0 Unused 1 0 1 Read Memory 1 1 0 Write Memory 1 1 1 Passive Status is driven active during T4, remains valid during T1 and T2, and is returned to the passive state (1, 1, 1) during T3 or during Tw when READY is HIGH. This status is used by the 8288 Bus Controller (or the 82188 Integrated Bus Controller with an 80186/80188 CPU) to generate all
. 7.		memory access control signals. Any change in $\overline{S2}$, $\overline{S1}$, or $\overline{S0}$ during T_4 is used to indicate the beginning of a bus cycle, and the return to the passive state in T_3 or T_W is used to indicate the end of a bus cycle. These signals are monitored by the 8087 when the CPU is in control of the
RQ/GT0	I/O	BEQUEST/GRANT: This request/grant pin is used by the 8087 to gain control of the local bus
		from the CPU for operand transfers or on behalf of another bus master. It must be connected to one of the two processor request/grant pins. The request/grant sequence on this pin is as follows: 1. A pulse one clock wide is passed to the CPU to indicate a local bus request by either the 8087 or the master connected to the 8087 RQ/GT1 pin. 2. The 8087 waits for the grant pulse and when it is received will either initiate bus transfer activity in the clock cycle following the grant or pass the grant out on the RQ/GT1 pin in this clock if the initial request was for another bus master. 3. The 8087 will generate a release pulse to the CPU one clock cycle after the completion of the last 8087 bus cycle or on receipt of the release pulse from the bus master on RQ/GT1. For 80186/80188 systems the same sequence applies except RQ/GT signals are converted to appropriate HOLD, HLDA signals by the 82188 Integrated Bus Controller. This is to conform with
and separation)	11 Carlot	80186/80188's HOLD, HLDA bus exchange protocol. Refer to the 82188 data sheet for further information.

Table 1. 8087 Pin Description (Continued)

Symbol	Type	Name and Function
RQ/GT1	VO	REQUEST/GRANT: This request/grant pin is used by another local bus master to force the 8087 to request the local bus. If the 8087 is not in control of the bus when the request is made the request/grant sequence is passed through the 8087 on the RQ/GT0 pin one cycle later. Subsequent grant and release pulses are also passed through the 8087 with a two and one clock delay, respectively, for resynchronization. RQ/GT1 has an internal pullup resistor, and so may be left unconnected. If the 8087 has control of the bus the request/grant sequence is as follows: 1. A pulse 1 CLK wide from another local bus master indicates a local bus request to the 8087 (pulse 1). 2. During the 8087's next T4 or T1 a pulse 1 CLK wide from the 8087 to the requesting master (pulse 2) indicates that the 8087 has allowed the local bus to float and that it will enter the "RQ/GT acknowledge" state at the next CLK. The 8087's control unit is disconnected logically from the local bus during "RQ/GT acknowledge." 3. A pulse 1 CLK wide from the requesting master indicates to the 8087 (pulse 3) that the "RQ/GT" request is about to end and that the 8087 can reclaim the local bus at the next CLK. Each master-master exchange of the local bus is a sequence of 3 pulses. There must be one dead CLK cycle after each bus exchange. Pulses are active LOW. For 80186/80188 system, the RQ/GT1 line may be connected to the 82188 Integrated Bus Controller. In this case, a third processor with a HOLD, HLDA bus exchange system may acquire the bus from the 8087. For this configuration, RQ/GT1 will only be used if the 8087 is the bus master. Refer to 82188 data sheet for further information.
QS1, QS0	1	QS1, QS0: QS1 and QS0 provide the 8087 with status to allow tracking of the CPU instruction queue. QS1 QS0 0 (LOW) 0 No Operation 0 1 First Byte of Op Code from Queue 1 (HIGH) 0 Empty the Queue 1 Subsequent byte from Queue
INT	0	INTERRUPT: This line is used to indicate that an unmasked exception has occurred during numeric instruction execution when 8087 interrupts are enabled. This signal is typically routed to an 8259A for 8086/8088 systems and to INT0 for 80186/80188 systems. INT is active HIGH.
BUSY	0	BUSY: This signal indicates that the 8087 NEU is executing a numeric instruction. It is connected to the CPU's TEST pin to provide synchronization. In the case of an unmasked exception BUSY remains active until the exception is cleared. BUSY is active HIGH.
READY	I	READY : READY is the acknowledgement from the addressed memory device that it will complete the data transfer. The RDY signal from memory is synchronized by the 8284A Clock Generator to form READY for 8086 systems. For 80186/80188 systems, RDY is synchronized by the 82188 Integrated Bus Controller to form READY. This signal is active HIGH.
RESET	1	RESET: RESET causes the processor to immediately terminate its present activity. The signal must be active HIGH for at least four clock cycles. RESET is internally synchronized.
CLK	l l	CLOCK: The clock provides the basic timing for the processor and bus controller. It is asymmetric with a 33% duty cycle to provide optimized internal timing.
Vcc		POWER: V _{CC} is the +5V power supply pin.
GND		GROUND: GND are the ground pins.

NOTE: For the pin descriptions of the 8086, 8088, 80186 and 80188 CPUs, reference the respective data sheets (8086, 8088, 80186, 80188).

7-4. TC8566F Floppy Disk Contröller (DO) and quase Call Valor in edge

Something the contract of the second

the recording to be a supplementation of the second

3. The Bittow II Patient Continue weeks and YAAT recently the property of the Atlanta of the Continue of th

A CONTRACTOR OF THE MARKET OF SCHOOL PROPERTY.


the foliation within event weeks the commence

Maria di Maria Maria Maria del 1900 de 1900 d In 1900 Maria de 1900
医环状性 医乳腺 化氯化二羟基酚医甲基酚

1. "是我们的一定事情,是^我

ivane and Luncilon 1) General on the recurrence of the feet o ீசின்ன சாசன்ன மாசர்களாகம் கலம் கடையில் சிக்க சிக்க கடிக்க கண்டுகள். The TC8586F, is a floppy disk control microchip designed to interface பலிச் சரிப்பு எயிர்களை விர்க்கமும் எழு four floppy disk unit with the CPU-in this chip is implemented a high the standard of the country and peripheral logic circuitry. 20 Features 2) Features 2) The state of th U 100-pin flat package - messul package - mess □vihteinal standby.circuit> ≥t line ioul.pop aftergraph = 1,10 p.m., and to give 2. **□**79 □ FD/MFD selection " phylwarzas 16:0 194 FM/MFM/recording mode: 3.3 of extraction that we continue upon we street = **⊐77** 24.10 Laure 7 ☐ Internal write compensation: ⊐76 =175 ☐ Motor enable output control ☐ in the Dubber of Park Hard of the Park Ha rann masican das T 74 □ Internal I/O address decoder □ Multi-sector, multi-track □ Simultaneous seek, 4 drives on to be be an early an early in early 773 Да акуа Д Ю Булін (72 a 83107 46168 to 1 **3**71 ☐ Drive interface Schmitt trigger input 9 310 AC ST ACS ACCEPTION 112 $\Box 70$ 9850 sund allere 769 □ Programmable step rate 1991 of the control of the programmable step rate 1991 of the control **187**8 of annious **⊐**68 ☐ IBM compatible track format Addition ... ☐ Internal CRC generation and check (X16+X12+X5+1) 766 ☐ Programmable head load and unload time ⊐64 ☐ Data scan function 18 □ **⊒**68 □ DMA/non-DMA data transfer 19 □ **□**62 20.□ ⊐61 **760** 22 □ **159** 23 758 **357** 756 o efficience of first and report of contributions first obsolved of in part 26 🖵 **⊐**55 Training Indian to the property of the many temporary 1880 results 28 E 754 าวปัจจากใ While IN the Company of the top grade of **⊐5**3 **3**52 ⊒51 4-1-5-6

3) TC8566F block diagram



4) Signal description

D: 11		1.00	
Pin No.	Signal name	In/Out	Description
1	C6:	Out	Control register C6 output
2	ĪOR	In	Signal used to transfer data onto the data bus from the FDC.
4	iow- ∘	in in	Control signal to transfer data from the data bus to FDC.
5	14,5, AO,	<u>In</u>	NINC - VALUE -
6	A1 ,	_ In	
7	A2	ln ln	5) 78 (1)
8	A3 0	ln	Address signal
9	A4"	in in	
10	A5 _{NOTEC}	ln ln	* O # (!
11	A6)7 5.	- In	- 1000 -
12	A7	ln	-
13	CS	ın	FDC chip select
	* 7. 7 * 7	· · ·	
14	AEN	in-	Address enable from the CPU
15	1 D 077 C-	∍lh/Out	k :0 #01-
16	D1	In/Out	
17	D2 ⁻¹	In/Out	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
18	D3	In/Out	Bidirectional 8-bitidata bus
19	D4 12/10:	In/Out	
20	D5⊨ ె	- In/Out	
21	D6 '	In/Out	
22	∪: ₀ D7 . ``	In/Out	
23	DRQ2	Out	DMA request. Output to delay DRQ. The signal is at a low level when the control register ENID bit is
24	IŃTŔQ	Out	Interrupt request issued by the FDC. The signal is at a low level when the control register ENID bit is
	21/2 o -	- 13 - 1 3	This signal stays low.
25	INT	Out	Interrupt request issued from the FDC.
26	DRQ	Out	DMA request
27	[VSS]	- G	FDC digital ground
28	AG		VCO analog ground
32	DACK2	In .	
33	DMATC		DMA cycle becomes valid with a low state of this as input at DMA transfer.
34		ln la	Indicates end of DMA during DMA transfer.
	CONT: OF	<u>In</u>	VCO control voltage input
35		ln i	Test input with a pullup resistance. Normally, not to be connected or fixed high.
36	vco'	ln/Out	Test input in the test mode, but normally output. To be connected with the low gain side filter.
37	LPF2	Out	Output connected to LPF of the PLL circuit. Selected after leading frequency. To be connected with the low gain side filter.
38	LPF11 (%)	Out.	Output connected to LPF of the PLL circuit. Selected after leading frequency. To be connected with the
	1 1 Sec. 3		high gain side filter.
39	OWM De-	—————————————————————————————————————	high gain side filter.
39 40			high gain side filter. Test input. Not to be connected.
	OW# D	Out In	high gain side filter. Test input. Not to be connected. Data window input signal required when using external VFO circuit. Normally, low or high fixed.
40	OW DW	Out In Out	high gain side filter. Test input. Not to be connected. Data window input signal required when using external VFO circuit. Normally, low or high fixed. Test input used to indicate filter switching. Not to be connected.
40 41 42	CW# 00 DW() FLT()() () DOS: ()	Out In Out Out	high gain side filter. Test input. Not to be connected. Data window input signal required when using external VFO circuit. Normally, low or high fixed. Test input used to indicate filter switching. Not to be connected. Test input. Not to be connected.
40 41 42 43	DOS: S	Out In Out Out	high gain side filter. Test input. Not to be connected. Data window input signal required when using external VFO circuit. Normally, low or high fixed. Test input used to indicate filter switching. Not to be connected. Test input. Not to be connected. Test input with a pullup resistance. Normally, not to be connected or fixed high.
40 41 42	DOS S LOCK S	Out In Out Out	high gain side filter. Test input. Not to be connected. Data window input signal required when using external VFO circuit. Normally, low or high fixed. Test input used to indicate filter switching. Not to be connected. Test input. Not to be connected. Test input with a pullup resistance. Normally, not to be connected or fixed high. Data read signal from the floppy disk drive.
40 41 42 43	DOS: SELECTION (RDT)	Out In Out Out	high gain side filter. Test input. Not to be connected. Data window input signal required when using external VFO circuit. Normally, low or high fixed. Test input used to indicate filter switching. Not to be connected. Test input. Not to be connected. Test input with a pullup resistance. Normally, not to be connected or fixed high. Data read signal from the floppy disk drive. When the external VFO circuit is used, it is a data read signal (RDT) input from the external VFO circuit.
40 41 42 43 44	DOS: SELECTION (RDT)	Out In Out Out In In In	high gain side filter. Test input. Not to be connected. Data window input signal required when using external VFO circuit. Normally, low or high fixed. Test input used to indicate filter switching. Not to be connected. Test input. Not to be connected. Test input with a pullup resistance: Normally, not to be connected or fixed high. Data read signal from the floppy disk drive. When the external VFO circuit is used, it is a data read signal (RDT) input from the external VFO circuit.
40 41 42 43 44	DOS: SECOND CONTROL CO	Out In Out Out In In Out Out Out Out Out	high gain side filter. Test input. Not to be connected. Data window input signal required when using external VFO circuit. Normally, low or high fixed. Test input used to indicate filter switching. Not to be connected. Test input. Not to be connected. Test input with a pullup resistance. Normally, not to be connected or fixed high. Data read signal from the floppy disk drive. When the external VFO circuit is used, it is a data read signal (RDT) input from the external VFO circuit. Crystal oscillator inverter amp output pin.
40 41 42 43 44 45 46	DOS: SECOND CONTROL CO	Out In Out Out In In In In In	high gain side filter. Test input. Not to be connected. Data window input signal required when using external VFO circuit. Normally, low or high fixed. Test input used to indicate filter switching. Not to be connected. Test input. Not to be connected. Test input with a pullup resistance. Normally, not to be connected or fixed high. Data read signal from the floppy disk drive. When the external VFO circuit is used, it is a data read signal (RDT) input from the external VFO circuit. Crystal oscillator inverter amp output pin.
40 41 42 43 44	DOS: SECOND CONTROL CO	Out In Out Out In In Out Out Out Out Out	high gain side filter. Test input. Not to be connected. Data window input signal required when using external VFO circuit. Normally, low or high fixed. Test input used to indicate filter switching. Not to be connected. Test input. Not to be connected. Test input with a pullup resistance. Normally, not to be connected or fixed high. Data read signal from the floppy disk drive. When the external VFO circuit is used, it is a data read signal (RDT) input from the external VFO circuit. Crystal oscillator inverter amp output pin. Crystal oscillator inverter amp input pin which is used for the 16MHz external clock. Internal VFO select signal. Internal VFO is selected with a low state of signal and the external VFO.
40 41 42 43 44 45 46 47	DOS: SELOCK IN (RDT) CONTROL XIN (RDT) CONTROL XIN (RDT)	Out In Out Out In	high gain side filter. Test input. Not to be connected. Data window input signal required when using external VFO circuit. Normally, low or high fixed. Test input used to indicate filter switching. Not to be connected. Test input. Not to be connected. Test input with a pullup resistance. Normally, not to be connected or fixed high. Data read signal from the floppy disk drive. When the external VFO circuit is used, it is a data read signal (RDT) input from the external VFO circuit. Crystal oscillator inverter amp output pin. Crystal oscillator inverter amp input pin which is used for the 16MHz external clock. Internal VFO select signal. Internal VFO is selected with a low state of signal and the external VFO chosen with a high-state of signal.
40 41 42 43 44 45 46	DOS: SECOND CONTROL CO	Out In Out Out In In In In In	high gain side filter. Test input. Not to be connected. Data window input signal required when using external VFO circuit. Normally, low or high fixed. Test input used to indicate filter switching. Not to be connected. Test input. Not to be connected. Test input with a pullup resistance. Normally, not to be connected or fixed high. Data read signal from the floppy disk drive. When the external VFO circuit is used, it is a data read signal (RDT) input from the external VFO cuit. Crystal oscillator inverter amp output pin. Crystal oscillator inverter amp input pin which is used for the 16MHz external clock. Internal VFO select signal. Internal VFO is selected with a low state of signal and the external VFO chosen with a high state of signal. Used to select the standard floppy disk and mini-floppy disk. Low: Standard floppy disk
40 41 42 43 44 45 46 47 48	DOS: DOS: DOS: DOS: DOS: DOS: DOS: DOS:	Out In Out In	high gain side filter. Test input. Not to be connected. Data window input signal required when using external VFO circuit. Normally, low or high fixed. Test input used to indicate filter switching. Not to be connected. Test input. Not to be connected. Test input with a pullup resistance. Normally, not to be connected or fixed high. Data read signal from the floppy disk drive. When the external VFO circuit is used, it is a data read signal (RDT) input from the external VFO cuit. Crystal oscillator inverter amp output pin. Crystal oscillator inverter amp input pin which is used for the 16MHz external clock. Internal VFO select signal. Internal VFO is selected with a low state of signal and the external VFO chosen with a high state of signal. Used to select the standard floppy disk and mini-floppy disk. Low: Standard floppy disk High: Mini-floppy disk
40 41 42 43 44 45 46 47	DOS: SELOCK IN (RDT) CONTROL XIN (RDT) CONTROL XIN (RDT)	Out In Out Out In	high gain side filter. Test input. Not to be connected. Data window input signal required when using external VFO circuit. Normally, low or high fixed. Test input used to indicate filter switching. Not to be connected. Test input. Not to be connected. Test input with a pullup resistance. Normally, not to be connected or fixed high. Data read signal from the floppy disk drive. When the external VFO circuit is used, it is a data read signal (RDT) input from the external VFO cuit. Crystal oscillator inverter amp output pin. Crystal oscillator inverter amp input pin which is used for the 16MHz external clock. Internal VFO select signal. Internal VFO is selected with a low state of signal and the external VFO chosen with a high-state of signal. Used to select the standard floppy disk and mini-floppy disk. Low: Standard floppy disk High: MFM mode
40 41 42 43 44 45 46 47 48	DOS: SELECTION OF COMMENTS OF	Out In Out In In In In In Out Out Out Out Out	high gain side filter. Test input. Not to be connected. Data window input signal required when using external VFO circuit. Normally, low or high fixed. Test input used to indicate filter switching. Not to be connected. Test input with a pullup resistance. Normally, not to be connected or fixed high. Data read signal from the floppy disk drive. When the external VFO circuit is used, it is a data read signal (RDT) input from the external VFO cuit. Crystal oscillator inverter amp output pin. Crystal oscillator inverter amp input pin which is used for the 16MHz external clock. Internal VFO select signal. Internal VFO is selected with a low state of signal and the external VFO chosen with a high-state of signal. Used to select the standard floppy disk and mini-floppy disk. Low: Standard floppy disk High: MFM mode Low: FM mode
40 41 42 43 44 45 46 47 48	DOS: DOS: DOS: DOS: DOS: DOS: DOS: DOS:	Out In Out In	high gain side filter. Test input. Not to be connected. Data window input signal required when using external VFO circuit. Normally, low or high fixed. Test input used to indicate filter switching. Not to be connected. Test input with a pullup resistance. Normally, not to be connected or fixed high. Data read signal from the floppy disk drive. When the external VFO circuit is used, it is a data read signal (RDT) input from the external VFO circuit. Crystal oscillator inverter amp output pin. Crystal oscillator inverter amp input pin which is used for the 16MHz external clock. Internal VFO select signal. Internal VFO is selected with a low state of signal and the external VFO chosen with a high-state of signal. Used to select the standard floppy disk and mini-floppy disk. Low: Standard floppy disk High: MFM mode Low: FM mode This pin incorporates a pullup resistance and is used to reset the internal clock generator and VFO flire.
40 41 42 43 44 45 46 47 48	DOS: SELECTION OF COMMENTS OF	Out In Out In In In In In Out Out Out Out Out	high gain side filter. Test input. Not to be connected. Data window input signal required when using external VFO circuit. Normally, low or high fixed. Test input used to indicate filter switching. Not to be connected. Test input. Not to be connected. Test input with a pullup resistance. Normally, not to be connected or fixed high. Data read signal from the floppy disk drive. When the external VFO circuit is used, it is a data read signal (RDT) input from the external VFO circuit. Crystal oscillator inverter amp output pin. Crystal oscillator inverter amp input pin which is used for the 16MHz external clock. Internal VFO select signal. Internal VFO is selected with a low state of signal and the external VFO chosen with a high-state of signal. Used to select the standard floppy disk and mini-floppy disk. Low: Standard floppy disk High: MFM mode

Pin No.	Signal name	In/Out	Description
56	WDT1	Out	FDD write data compensation output signal. Active low when LA is high.
57	WE	Out	Used to direct the FDD to write data. Active low when LA is high.
58	HS	Out	Head 0 is selected with a low state of this signal when LA is at a low level. Head 1 is selected with a low state of this signal when LA is at a low level.
59	HL	Out	Used to direct the FDD to load the read/write head on the disk. Active low when LA is at a low level.
60	MEN3	Out	Number 3 unit drive motor enable, active low when LA is at a high level.
61	MEN2	Out	Number 2 unit drive motor enable, active low when LA is at a high level.
62	MEN1	Out	Number 1 unit drive motor enable, active low when LA is at a high level.
63	MENO	Out	Number 0 unit drive motor enable, active low when LA is at a high level.
64	[VSS]	G	FDC digital ground
65	[VDD]	<u>v</u>	Single 5V supply. All VDD lines connected to +5V.
66	DS3	Out	Indicates that the number 3 unit is selected, active low when LA is at a high level.
67	DS2	Out	Indicates that the number 2 unit is selected, active low when LA is at a high level.
68	DS1	Out	Indicates that the number 1 unit is selected, active low when LA is at a high level.
69	DSO	Out	Indicates that the number 0 unit is selected, active low when LA is at a high level.
70	STP	Out	Used to deliver step pulse to move the head to another cylinder, active low when LA is at a high level.
71	FR	Out	Used to reset a fault of the FDD, active low when LA is at a high level.
72	LC	Out	Indicates that the read/write head is on the cylinder position after the 43rd cylinder, active low when LA
			is at a high level.
73	DR	Out	Indicates the direction of the head in the seek mode. Seeks towards disk periphery with a low state of this signal and disk center with a high state of this signal when LA is at a low level. Seeks towards the disk periphery with a high state of this signal and disk center with a low state of this signal when LA is at a high level.
74	[VSS]	G	FDC digital ground
75	[VDD]	V	Single +5V supply. All VDD lines are connected to +5V.
76	ĪDX	In	Indicates the start point of track on the disk.
77	RDY	ln	Indicates that the FDD is ready.
80	WP	lл	Indicates that the disk is write protected.
81	28	ln	Indicates the use of two-sided floppy disk.
82	FLT	ln	Indicates that the FDD is at a fault.
83	TK0	ln	Indicates that the head is on track 0.
84	PS1	Out	Indicates write compensation information in the MFM mode.
85	PS0	Out	Late if PS0 is at a low and PS1 at a high. Early if PS0 is at a high and PS1 at a low. Normal if PS0 is at a low and PS1 at a low.
86	DSB	Out	FDD select signal.
87	DSA	Out	#0 drive: DSB=low, DSA=low #1 drive: DSB=low, DSA=high #2 drive: DSB=high, DSA=low #3 drive: DSB=high, DSA=high
88	LA	ln	Determines logic of the drive side output. WDT1, WE, HG, HL, MEN0 ~ MEN3, DS0 ~ D53, STP, FR, LC, DR are active low with a high state of this signal.
90	[VDD]	V	Single +5V supply. All VDD lines are connected to +5V.
92	CDS	In	Control register DSB and DSA are selected as drive select signal with a high state of this signal. Internal FDC block US1 and US0 are selected as drive select signal with a low state of this signal.
93	RESET	ln	Resets the contents of control register.
94	SHB	ln	Used to indicate rate of shift for the write.
95	SHA	in	Compensation circuit. 125ns when SHB is low and SHA low. 250ns when SHB is low and SHA high. 375ns when SHB is high and SHA low. 500ns when SHB is high and SHA high. One half of the above values is used for the standard floppy disk.
96	SHEÑ	ln	Used to set SHB and SHA valid. Rate of shift becomes 0 for the write compensation circuit when the signal is at a high level.
97	STNBY	Out	Indicates that the FDC is at standby. WDT1, WE, HG, HL, MEN0 ~ MEN3, DS0 – DS3, STP, FR, LC, DR are active low when in the standby mode.
98	WDT	Out	FDD write data composed of clock bits and data bits.
99	ENID	Out	Control register ENID bit output.
100	C4	Out	Control register C4 output.

-45-

7-5. INS82C50A asynchronous communication element

1. General description and features assist these shelled of the week


- Enhances interface with almost any microprocessor
- Add/delete of suffixed bit(s)/(START, STOP, PARITY) for async communication والمرابع المرابع والمرابع في المرابع المرابع المرابع المرابع المرابع المرابع المرابع المرابع المرابع


College how which is


- Full double buffer method that does not require precise synchronization
- Independently controlled transmit, receive, line status, data set interrupts
- 1 (216 1) divided programmable buad rate generator (internal 16 x clock generation)
- Independent receiver clock input
- Modern control functions (CTS, RTS, DSR, DTR, RI, DCD)
- Serial interface format full compatible A Lee By the Lee By
- -5, 6, 7, 8 bits character size
- -Even, off, non-parity
- 1, 1-2/1, stop bits
- Baud rate generation (DC ≥ 56K bauds)
- Illogical start bit detection
- Variety of status information
- Bidirectional data bus, control bus directly controlled tri-state TTL driver:
- Start and detect of line break
- Internal self-diagnostics
 - Device internal loopback control
 - Break, parity, overrun, framing error simulation
- Interrupt controlled with priority


Timing waveforms

All waveforms are explained in reference to bit 0 and 1.














ADS fixed to low level for measurement












- ① : Refer to write cycle.
- 2 : Refer to read cycle.

la phar beachdog da block

2. Block diagram



3. Pin description

Discussed below are functions of I/O signal lines. Some of those relate to the internal circuitry.

NOTE: In the discussion, low level signal means logic 0 and high level signal logic 1.

INPUT SIGNALS

Chip select (CS0, CS1, CS2, pin-12 to pin-14)

The chip is selected with a high state of CS0 and CS1 and low state of SC2. Chip is selected by latching the decoded chip select signal at a trail edge of the address strobe signal ADS. When the chip is selected, communication is enabled between the ACE and the CPU.

Data input strobe (DISTR, DISTR, pin-22 and 21)

When DISTR input is at a high or DISTR is at a low after the chip was selected, status information from the ACE selected register and data are read by the CPU.

NOTE: When either DISTR or DISTR is set active, the data will be read from the ACE to the CPU. Therefore, DISTR must be set low or DISTR low when the line is not used.

Data output strobe (DOSTR, DOSTR, pin-19 and 18)


When DOSTR is at a high or DOSTR is at a low after the chip was selected, data or control word are written to thee ACE selected register.

NOTE: Either DOSTR or DOSTR must be set active to write to ACE. Therefore, DOSTR must be set low or DOSTR high when the line is not used.

Address strobe (ADS, pin-25)

When this line is low, the register select signals (A0, A1, A2) and chip select signals (CS0, CS1, CS2) are latched.

NOTE: The ADS input is used when register select signals (A0, A1, A2) and chip select signals (CS0, CS1, CS2) are not stable. The signal must be set low for such this that this input is not required.



R: Read only register W: Write only register

Register select (A0, A1, A1, pin-26 to pin-28)

Used to select the register during read or write.

As shown in the table, the divisor latch access bit (DLAB) which is the most significant bit of the line control register relates to register selection. In order to access the baud rate generator divisor latch, the DLAB bit must be set 1 by the system software.

Master reset (MR, pin-35)

A TTL compatible schmitt trigger buffer that has a 0.5 (standard) hysteresis is implemented in this input line. When the line is at a high level, all registers and control logics are cleared, except for the receiver buffer, transmit holding, and divisor latch. Also, the output signals (SOUT, INTRPT, OUT1, OUT2, RTS, DTR) change as in Table-1.

Receiver clock (RCLK, pin-9)

A 16 x clock input line that has a receiver circuit.

Serial input (SIN, pin-10)

Serial data input line from the communication link (peripheral device, modem, data terminal).

Clear to send (CTS, pin-36)

CTS is a modem control signal whose state is tested by referring to the bit 4 (CTS) of the modem status register. The bit 0 (DCTS) of the modem status register is set 1 when there was a change in the state of the CTS input in the period that this register is read after the modem status register was read. The CTS input does not affect the transmitter at all.

NOTE: An interrupt is caused when the modem status interrupt is enabled and that there was a change in the CTS bit of the modem status register.

Data set ready (DSR, pin-37)

A low on this line indicates that the modem or the data set is ready to receive and send. For $\overline{\text{DSR}}$ is a modem control input, its state can be tested by referring to the bit 5 (DSR) of the modem status register. The bit 1 (DDSR) of the modem status register is set 1 when there was a change in the state of the $\overline{\text{DSR}}$ input in the period that this register is read after the modem status register was read.

NOTE: An interrupt is caused when the modem status interrupt is enabled and that there was a change in the DSR bit of the modem status register.

Data carrier detect (DCD, pin-38)

A low on this line indicates that data carrier is detected by the modern or data set. For $\overline{\text{CD}}$ is a modern control input, its state can be tested by referring to the bit 7 (DCD) of the modern status register. The bit 3 (DDCD) of the modern status register is set 1 when there was a change in the state of the $\overline{\text{DCD}}$ input in the period that this register is read after the modern status register was read.

NOTE: An interrupt is caused when the modem status interrupt is enabled and that there was a change in the DCD bit of the modem status register.

Ring indicator 8-RI, pin-39)

TA L RA (HABI) A low on this line indicates that ring is detected by the modem or data set. For RI is a modern control input, its state can be tested by referring to the bit 6 (RI) of the modern status register. The bit 2 (TERI) of the modem status register is set I when there was a change in the state of the RI input in the period that this register is read after the modern status register was read.

θA

NOTE: An interrupt is caused when the modern status interrupt is enabled and that there was a change in the RI bit of the modem status register. i)

anhia a coli

VCC: pin-40 "''''

+5V supply

VSS: pin-20

GND (0V), reference voltage ground

OUTPUT SIGNAL DESCRIPTION

Data terminal ready (DTR, pin-33)

A low on this line indicates that the ACE is enabled to communicate with the modern or the data set. DTR turns active when the bit o (DTR) of the modem control register is set by the program. This output is set high level after the master reset is conducted. During the loopback mode, the signal is held high level with a real increase of beat.

Request to send (RTS, pin-32) not and a lide and any and a lide and a live and a lide an the modem or the data set RTS turns active when the bit 1 (RTS) of the modem control register is set by the program. This output is set high level after the master reset is conducted. During the loopback model the signal is held high-level. Houst thindes wildsque. Output-1 (OUT), pin-34) il luga aidt er bet comelem at accer de a

A general purpose output line which goes active low when the bit 2 (OUT1) of the modem control register is set by the program. OUT1 is set high level after the master reset is conducted. During the loopback mode, the signal is held high level.

(9-itie 方序的) ilaalo tavrahii...

Output-2 (OUT2, pin-31)

A general purpose output line which goes active low when the bit 3 (OUT2) of the modern control register is set by the program. OUT2 is set high level after the master reset is conducted. During the loopback mode, the signal is held high level. Sitta talah situ s

Chip select out (CSOUT, pin-24) # said ###D) carps 5) man

A high level signal is issued on this line when CSO, CS1, and SC2 are set high to select chip. Data are not sent out until CSOUT goes high.

Driver select out (DDIS, pin-23)

Goes low when ACE data are read by the CPU. When the CPU is reading other than data, the line is kept high. Used to disable an external data transceiver which is established on the data bus D7 - D0 between the CPU and the ACE.

Baud out (BAUDOUT, pin-15) Toler, the distribution

The 16 x clock used in the ACE transmitter circuitry is sent out. The clock frequency is the value the basic clock input is divided by the value set in the baud rate divisor latch. When the BAUDOUT output is connected to the RCLK input, it can also be used for the receiver glock-north it tes in the per depart method as to the city of the

Interrupt (INTRPT, pin-30) To all policido interioperato

Goes active when one of receiver error flag, receive data available, transmitter holding register empty, and modern status interrupts is requested if the corresponding IER bit was set, the line goes high. The INTR output is reset low after the master reset is conducted or an adequate interrupt service is done, ಮಗ್ಗ ವರಣೆಯ ರಂತುವರ್ಷವಾಗು ಮುಗ್ಗ

Serial output (SOUT, pin-14) which are enlarged in and entral world.

Through this line is sent out the serial data to the communication link (modern or data set). The line is set high (MARK) when the master reset is conducted? I les el mismon salad mobela qui la «Gradi) at katagan kuti bali bener, adi at bayar 1.771 mili tampa mili di a

តិបាន បារមារស្នាត់ តាក្រសួម នៅការការការប្រជាព្រះប្រជាព្រះបាន នាំ ខ្មែមរបស់នៅ ២៥នៅមានមេសំ លោក ទម្លាំ នោកនាវ ១ភាព ១ភាព ក្រពួមនាកាក់ក្រកួម and to the factor of the section of and area with their service.

INPUT/OUTPUT PIN DESCRIPTION

z. Block diseram

Data bus (D7 ~ D0, Pin-1 to -8)

An eight line tri-state input/output used to carry bidrectional data communication between the ACE and the CPU. Data, control word, and status information are transferred via this data bus.

External clock input/output (XTAL1, XTAL2, pin-16 and 17)


Connected to the basic clock input (crystal oscillator or external clock).

NOTE: Pin numbers described are for the dual in-line package.

Pin Configuration

推动物

and Salary Edition



Top view

e^{lector} (alternative electronic la seconda

ordina e of 1. (1910) or a street

Carponers of the

Salar Salar Salar Salar Salar Salar Salar Salar Salar Salar Salar Salar Salar Salar Salar Salar Salar Salar Sa

Sharbatal right seeks 4 of the Westerney Cylor

and I have the United Chemical place and and are settled as a result

, Ali Aliange Carriella quidwic espaine and Alian Califo

to 28 km in the left of Bargorkh is beingen Michigan and best to the left of the matter of the artists of a cartificial con-

ang artis album emina

Although and a supplied that

Contraction of A. Marine na kalanda kan di Babi da k<mark>an da b</mark>abah di binga din

 $(e^{-\frac{\pi}{2}})_{i,j} = (e^{-\frac{\pi}{2}})_{i,j} = (e^{-\frac{\pi}{2}})_{i,j} + (e^{-\frac{\pi}{2}})_{i,j} = (e^{-\frac{\pi}{2}})_{i,j} + (e^{-\frac{\pi}{2}})_{i,j} = (e^{-\frac{\pi}{2}})_{i,j} + (e^{-\frac{\pi}{2}})_{i,j} = (e^{-\frac{\pi}{2}})_{i,j}$

 $\{ e^{A_{ij}^{\mu}} \in \mathbb{F}_{ij} \mid \{e^{A_{ij}^{\mu}}, e^{A_{ij}^{\mu}}, e^{A_{ij}^{\mu$

All the has

 $\label{eq:continuous} \mathcal{C} = \{ \mathbf{r} : \mathbf{r} \in \mathbb{R} : \mathbf{r}$

7-6. LZ95H12 (Gate array)


General

The LZ95H12 may be used together with a LZ93J21, a V40 and optionally, a 8087,

The LZ95H12 incorporates the following functions:

- 1. V40/system address bus interfacing;
- 2. V40/system data bus interfacing;
- 3. V40 oscillator selection;
- 4. bus cycle generator and IO channel interface:
- 5. 8087 interface;
- 6. system ROM interface;
- 7. DRAM control signal generation;
- 8. system timer clock generation;
- 9. speaker control;
- keyboard interface;
- 11. configuration switch port;
- 12. NMI control and IO trapping;
- 13. SCM interface; and
- 14. internal I/O register interface.

LZ95H12 Block Diagram



LZ95H12

233			
No.	Signal name	1/0	Description
1	WE1	0	Not used
2	ŌĒ0	0	DRAM output enable
3	OE1	0	Not used
	RESET	1	System reset signal inut
4		0	ROM chip enable
5	ROMCE	-	
6	ROMOE	0	ROM output enable
7	B\$0	1	Bus status 0
8	BS1		Bus status 1
9	BS2	1	Bus status 2
10	AD0	1/0	AD bus 0
11	AD1	1/0	AD bus 1
12	AD2	1/0	AD bus 2
13	AD3	1/0	AD bus 3
14	AD4	1/0	AD bus 4
	AD5	1/0	AD bus 5
15		-170	70000
16	Vcc	 	
_17	GND	- - -	
18	AD6	1/0	AD bus 6
19	AD7	1/0	AD bus 7
20	A8	1	CPU address 8
21	A9		CPU address 9
22	A10		CPU address 10
23	A11		CPU address 11
24	A12		CPU address 12
25	A13	i	CPU address 13
		- 	CPU address 14
26	 	<u> </u>	CPU address 15
27	 		
_28			CPU address 16
29	A17	1	CPU address 17
30	A18	l	CPU address 18
31	A19		CPU address 19
32	RDY87	0	Ready signal for 8087
33	RDYV40	0	Ready signal for V40
34		Tï	Refresh request
35	 	1/0	Request/Grant 0
		1	Interrupt request from 8087
36	——	-	Bus hold acknowledge
37		1	
38		0	Bus hold request
39		0	Timer clock
40		0	Timer 2 control
41	TOUT2	i	Timer 2 output
42	IRQ1	0	Interrupt 1
43	3 NMI	0	Non-maskable interrupt
4		1	Terminal count
4	`	+ $$	CPU clock
40		0	Connected with X1 pin of V40
		0	
4			Connected with 20MHz crystal
4		<u> </u>	
4:		_	
5	_	<u> </u>	
5	1 VOSC	0	Clock output for LZ93J21
5	2 OSC0	0	Connected with 14.31818MHz crystal
-	3 OSC1	1	Collinected water 14.0 to folding drystar
	4 AEN	1	DMA or refresh active signal
<u> </u>	5 EXTM	1/0	
L	CV IN		

			•						
	1	Vo.	Signal na	me	T	/0	Description		7.13 <u>3</u> 7.
		56	EXTIC)	D	/Ò	External I/O active signal		· •
	Γ	57	SLOCY	C	F	1	Signal to decide bus cycle		<u>46</u>
		58	EXPDI	Ř	-	o ·	Not used	- 1 M 2 1	
	i"	59	EXPBE	N	1	Ō	Not used		<u> </u>
		60	IOCH	7	1.		Not used	<u>(mu)</u>	
	1	61	READY	7		Ī	Ready :	<u>r 1991 :</u> Person	
		62	STC		(Ö	Terminal count output	Jr.(Pert).	<u>id d</u>
		63	SYSCL	Ŕ	(ō i	System clock	<u> </u>	
_	-	64	ALE		-	5	Address latch enable	1/1/2	
		65	SD0		Ϊ/	o	System data bus 0		
	1	66	SD1		Ĺ	Ö	System data bus 1		
	-	67	SD2	-	1/	ō	System data bus 2		17,
	. 6	88	SD3		M	o	System data bus 3	+!\\	
	É	39	SD4		-17	Ō	System-data hus 4	<u> </u>	<u> </u>
	7	70	SD5		770	-		- 118	
	7	71	SD6	-	1/0	-	System data bus 5 System data bus 6		
	7	2	SD7	-	1/0		System data bus 7	<u> </u>	
	ı.	73	SAO	ᅱ	Ē	_	System address bus 0	130,34	
	-	4	SAI	┪	-	+		<u> </u>	- N. F
	 	5	SA2		0	-+	System address bus 1	<u> </u>	
	<u> </u>	6	SĀ3	\dashv		—⊢.	System address bus 2		-
	<u> </u>	7	SA4		0		System address bus 3	<u> </u>	
	7	+		4	0	- -	System address bus 4		
	⊢		SA5	_	0		System address bus 5		
	7:	-	SA6	4	0	4	System address bus 6		
	8	-	Vcc	_		_			
	8	+	GND	4		_	<u> </u>		
	82	4	SA7	\downarrow	Ö		System address bus 7		
	83		SA8	\perp	Ō		System address bus 8	-	
	_8∠	4	SA9		Ö		System address bus 9		
	85	5	SA10	_	Ö] ;	System address bus 10		
	86	3	SA11		Ö	Ţ :	system address bus 11		
i	87	7	SA12		Ó		System address bus 12		
ļ	88	3	SA13		Ö		system address bus 13		
I	89	T	GND	T	_	7.0		100	
ı	90		SA14	7	O.	1	ystem address bus 14	()	
ĺ	91	Т	SA15	Ţ-	Ó		ystem address bus 15		[
ĺ	92		SA16	, ,	Ŏ.		ystem address bus 16		
I	93	-	ŠA17	+-	0	_	ystem address bus 17	1.5	
ľ	94		SA18	1	o d	-	ystem address bus 18		
ľ	95	1	SA19	+-	o T		ystem address bus 19	· · ·	
ŀ	96	-	SMRD	+	Ö		votom mamanus d		
İ	97	-	SMWR	+-	5	_	ystem memory read		
	98	-	SIORD	+-	5		ystem I/O rend	<u> </u>	
1	99		SIOWR	-	5		ystem I/O write	<u> </u>	
	100	_	PEAKR	1-	<u>-</u>		peaker signal	<u> [Mb]</u>	
_	101	-	KČLK	1/4			ey clock pato (19.)	.),	
÷	102		KDATA	1/0	_				. 24
	03		CPUHS	C		_	gnal for handshake CPU-SC	SI I	
•	04		SCMHS	i					
<u>:</u>	05	_	IPC0	1/0	_		gnal for handshake CPU-SC		
-	06		IPC1	_			C bus 0	1,000	
_	07	- ; -		1/0			C bus 1	<u>Vice</u>	13
	08		IPC2	1/0	- 4	-11	C bus 2	<u>anyy </u>	
L	_	1. 1	IPC3	1/0			C bus 3	6. <u>j</u> 90	
_	09		MAO	0		M	ıltiplexed DRAM address 0	nie i	.)
	10		MA1	O		М	iltiplexed DRAM address 1	ŽHA	7
_	11		MA2 ;	0		М	Itiplexed DRAM address 2	11/14	\neg
l	Т2		Vcc		1				. 1
					-	_			

No.	Signal name	1/0	(VBTID Description: 1783A)-
113	GND		
114	МАЗ	0	Multiplexed DRAM address 3
115	MA4	, O	Multiplexed DRAM address 4
116	MA5	0	Multiplexed DRAM address 5
117	MA6	0	"Multiplexed DRAM address 6"
118	MA7	0	Multiplexed DRAM address 7
119	MA8	0	Multiplexed DRAM address 8
120	GND	1.22	विद्याप्ति विद्यालया । विद्यापति । विद्यापति । विद्यापति । विद्यापति । विद्यापति । विद्यापति । विद्यापति । विद्यापति ।
121	RAS0	0	DRAM-RAS output
122	RAS1	0	DRAM-RAS output
123	CAS0	0	DRAM-CAS output
124	CAS1	0	DRAM-CAS output
125	CAS2	0	DRAM-CAS output
126	CAS3	0	DRAM-CAS output
127	CAS4	0	DRAM-CAS output
128	WE0	0	DRAM write enable: 19 ha on D. Harrayal in

अध्यक्षिण के अस्य व्यक्ति


7-7. LZ93J21 (Gate array)

General

The LZ93J21 may be used together with a LZ95H12, a V40 and optionally. The LZ93J21 incorporates the following functions:

- 1. system bus interface;
- 2. AEN generation;
- 3. serial port interface;
- 4. modem port interface;
- parallel port adapter;
- 6. ROM disk interface:
- 7. EMS Version 3.2 interface;
- 8. floppy disk adapter extension;
- 9. hard disk adapter interface;
- 10. CRT video subsystem interface;
- 11. LCD video subsystem;
- 12. fast bus cycle logic; and
- 13. internal/external adapter selection logic.

LZ93J21 Block Diagram



LZ93J21 signal description

No.	Signal name	1/0	Description
1	DACK1	ı	Input to V40 channel 0 DMA acknowledge
2	DACK2	ı	Input to V40 channel 1 DMA acknowledge
3	DACK3	T	Input to V40 channel 2 DMA acknowledge
4	SMRD	ı	Input to active low memory read signal
5	SMWR	T	Input to active low memory write signal
6	SIORD	1	Input to active low I/O read signal
7	SIOWR		Input to active low I/O write signal
8	VD0	1/0	LCD VRAM data bus 0
9	VD1	1/0	LCD VRAM data bus 1
10	VD1	1/0	LCD VRAM data bus 2
		1/0	LCD VRAM data bus 3
11	VD3		LCD VRAM data bus 4
12	VD4	1/0	LCD VRAM data bus 5
13	VD5	1/0	
14	VD6	1/0	LCD VRAM data bus 6
15	VD7	1/0	LCD VRAM data bus 7
16	Vcc		+5V supply
17	GND	<u></u> _	0V, ground
18	VD8	1/0	LCD VRAM data bus 8
19	VD9	1/0	LCD VRAM data bus 9
20	VD10	1/0	LCD VRAM data bus 10
21	VD11	1/0	LCD VRAM data bus 11
22	VD12	1/0	LCD VRAM data bus 12
23	VD13	1/0	LCD VRAM data bus 13
24	VD14	1/0	LCD VRAM data bus 14
	VD15	1/0	LCD VRAM data bus 15
25		0	LCD VRAM address bus 0
26	VMA0	+-	LCD VRAM address bus 1
27	VMA1	0	LCD VRAM address bus 2
28	 	0	LCD VRAM address bus 3
_29		0	
30		0	LCD VRAM address bus 4
31		0	LCD VRAM address bus 5
32		0	LCD VRAM address bus 6
33	VMA7	0	LCD VRAM address bus 7
34	TEST	1	Test pin
35	VRAS0	0	LCD VRAM 0 row address select signal
			(active low)
36	VRAS1	0	LCD VRAM 1 row address select signal
			(active low)
37	VCAS0	0	LCD VRAM 0 column address select sig- nal (active low)
		+	LCD VRAM 1 column address select sig-
38	VCAS1	0	nal (active low)
	VWE	-	LCD VRAM write enable signal (active low)
39		0	Hard disk memory select signal (active low)
40		0	Hard disk I/O select signal (active low)
4		0	
42		0	EMS memory card system address bus 16
43		0	Not used
44			1: HD 0: FD
4:	FDT	1	LOW.
40	READY	0	Bus cycle ready signal
4	7 SLOCYC	0	Slow bus cycle select signal
4	RESET	1	Reset signal input (active high)
4		İ	
5		<u> </u>	
5	+	0	V40 channel 3 interrupt request signal
5		10	V40 channel 4 interrupt request signal
	1100		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1


	N	io.	Signal nan	ne]	1/0	Description and a	<u>্ট্রক্র</u>
	_	53	IRQ7	-1	0.		inal ee
		54	EXTM		0	External memory active signal (acti	
	- 1	55	EXTIO	_	0	External I/O active signal (active lo	
	-	56	FDC		0	Floppy disk controller select signal low)	
		57	DSKCHO	<u> </u>	-1-	Input to disk change signal (active)	ow)
		58	HID		0	(active low)	<u> </u>
	٤	59	ĪŌ7Ā		0	7AH I/O port select signal (active lo	in)
_	Fe	30	CSCOM		0 -	COMA chip select signal (active hig	
	- 6	31	SIRQ	-	1	Input to 82C50 interrupt request sig	
	Ι ε	32	SINTEN		j'	Input to 82C50 interrupt enable sign	
	e	3	CSCOME	_	o	COMB chip select signal (active hig	iai h
	⊬	34	GOM1/2		<u> </u>	Input to COM 1, COM 2 select sign	(I)
	Ĺ				``a	the sub-CPU	monus 12
•	-6	5	BUSY		L	Input to printer busy signal	101
	-6	6	ACK		L.	Input to printer acknowledge signal	3.5
	6	7	P.E.		11	Input to printer paper empty signal	
	6	8	SELECT		1	Input to printer select signal	
	6	9 .	ERROR	+	$\overline{1}$	Input to printer error signal	
	. 7	0	SEL	\top	0	Printer select signal	- 4
	7	1	INIT	+	0	Printer initialize signal	
	7:	2	AUTOFD		0	Printer linefeed enable signal	
	7:	3 .	STROBE	+		Printer strobe signal	
	7,	4	PPDLO	-	5	Data output 0 to printer	
	7:	5	PPDL1	—	5	Data output 1 to printer	
	. 76	6	PPDL2	-	5	Data output 2 to printer	-
	77	7	PPDL3	+	5	Data output 3 to printer	
	7.8	3	PPDL4	+	5 1	Data output 4 to printer	
ı	. 79)	PPDL5	+-	5	Data output 5 to printer	
	80	<u>, </u>	Vcc	_	+	+5V supply	
İ	81	1	GND	1	- -	OV, ground	
Ì	82	2	PPDL6	, c		Data output 6 to printer	
İ	. 83	1.	PPDL7	+		Data output 7 to printer	
İ	.84		TSTCLK	1		Test clock input	
ľ	.85	;	S			LCD scan start signal	
	86		CP1	C	_	LCD data latch signal	
Ī	87	1	CP2	C	_	LCD data shift clock	
ľ	88		LCDU0	T _C	\rightarrow	Upper row LCD data 0	
ľ	89	1	LCDÚ1	C		Upper row LCD data 1	
	90		LCDU2	0	\rightarrow	Upper row LCD data 2	
	91		LCDU3	0		Upper row LCD data 3	
Г	92	j	LCDL0	0		Lower row LCD data 0	
Ĺ	93		LCDL1	0	1	Lower row LCD data 1	
	94	1	LCDL2	9 O	់ជ	Lower row LCD data 2	7.
L	95	-:3	LCDL3	0	i	Lower row LCD data 3	
	96	::	VOSC	3.1	. 1	LCD controller clock input	
	97	-1).	SD0%	-1/C) [:5	System data bus 0 0 mach	49
	98		SD1_	2	2 8	System data bus 1: 1990 1990	
1	99		SD2	I/C) {	System data bus 2	in l
-	00		SD3	1/0) {	System data bus 3	
-	01		SD4	I/O) : 5	System data bus 4	
-	02			:1/0) (System_data bus 5	1
-	03		SD6:	1/0		System data bus 6	777
_	04		SD7	1/0	S	System data bus 7	
-	05		SA0	1		System address bus 0	
_	06	·.				System address bus 1	
1	07	٠.	SA2	: <u> </u>	, ∣⊹S	System address bus 2	


_			
No	. Signai name	1/0	(VANUE ODescriptions SYALL, Ye
108	SA3	1	System address bus 3
109	SA4	1	System address bus 4 453 0 600
1 /10	SA5		-) -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
111	SA6 ¹⁰⁸⁰	و الموار	
112	Vcc	·	+5V supply registration 13:1A
113	GND		OV, ground pairwini frag to take
114	SA7	1	System address bus 7 said hou mabour
115	SA8		System address bus 8 - 100 100 100 100 100
116	SA9	T I	System address bus 9 18 normal distance
117	SA10	1	System address bus 10 peas Jan 10 peas
118	SA11	Ī	System address bus 1444, Da Asib Disti
119	SA12	1	System address bus 12
120	SA13		System address bus 13
121	SA14	T	Systemaddress bus 14/mothorismothis 2
122	SA15		System address bus 15
123	SA16	!	System address bus 161 2000 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
124	SA17	1	System address bus 17
125	SA18	1	System address bus 18
126	SA19	1	System address bus 19
127	AEN	0	DMA refresh active signal
128	REFRQ	1,	Input to refresh request signal from V40
		-	


m


Ņ


60


















		SPECIAL			(CUT (TRACE) N/O 10 KEY	(cut & Jer) 12545	(CUT 'S. JAP) AUTO PONER OPF	(CUT & UNP)																
=		NORMAL" SETTING	0H - 004/00H 04 - 003 YMO	DVAL FD0 - 0 HD0/F90 - X	NTTH 10 KEY	Sylves	ALMAYS ON	720K	┥.	, -	-		·										į	
	JUNETH		DA SQUACE	OUL WEEK HO HOO	176	PERIOD (720K)	3.12		1				1				::		i i		:	:		
5		PACTION	SELECT LED THOTOXTON SQUECE	IS INSTALLED IS INSTALLED	SELECT KEYBOUND SIZE	FDO MATTE PRE-COMP PERIOD	HDD HIDTOR CONTROL	FDO TYPE SELECT											1					
:		LOCATION	4	7111	g.	: 15		3			: : : :		· · · · · · · · · · · · · · · · · · ·				-	:	:					
L.		14.		(1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		 T	7	•															
	POTING SULTGE	06.5	HORBALL CPU OPERATION	SEATHER.	NORMAL	PC SPEAKER OFF	LOW BATT/SSAIT ALASH DFF	<u> </u> 		100 10														
	alo	175	1 RESET SUB-CPU	NOMEN I	SPEAKER.	4 HOPUL	TO-BONT			10-12-1980				10-12-1988			11-8-1988							
ш		1 ""	· ·				i]		- ·														
<u> </u>	 	7	osn nsa	10		uz viz U	110 110			N2 PCS		EACH SIDE.		E24 82	ON EACH SIDE.		A PCB							
a	RAM CHIPS	HEN	•	+	04777		CONFFF			ECH FOR REV2 POS	a.	SIDE BY O.SHIR DATE		ECH FOR REYZS PUS	AP. SIDE BY 0,5MM ON EACH SIDE.	PF) TO CN1-714	ECN FOR NEVS POS	PF1 TO CR1-714						
			900X	X251	2568X	384K					2 OF U27 (7-41012	ET PLU DIS CORP.			CKET PAD ON CON	SIDE, COLOI8 (47)		DE CLCD18 1478						
٠ ت ا		MOT USED	047	.a .a .y					١		1. SMAP PIN 1 AND PIN 2 OF UZ7 (74H0125).	3. BALAGRE ANGLE BRICKET PLD DR COPP. SIDE BY 0.5M ON EACH SIDE. A ATTACH CARRON SERVICE PLP ON "DAYARD TO COM" A "			1. ENLARGE ANGLE BRACKET PAD ON COMP	2. ATTACH ON SOLDEH SIDE, COLOI., 8 (47PF) TO CN1-7., 14		1. ATTACH ON SOLDER SIDE, CLCD18 (47PF)						
	DESTRATOR	LAST 18SE	050 0417	8 5	R46	677	92		; [# 6 -i n	i w. 4			ER	2.41		7						
		,				- 3										;]		30 PCBA	HDO/FDD VERSION	100KF 56K	0.1uF HD STDE	TASTALL INSTALL	OUT & UPP	
	SPARE GATES	ğ	2 m	7. E.C.O.	<u>;</u>	- F			EM625#F		<u>.</u>	E40 C40 E40 E40 E40 E40 E40 E40 E40 E40 E40 E	₹ % 7 3		× π. Γπ. Fi		4	DUAL FOO PCSA, VS SINGLE FOO/ADD PCSA	DUAL FIDO VEHSTON	52			ш	
2	is.	12	= [<u>_</u>	ڷؚ	**[_	. E	99,			¥ .		ÿ]- -			DUAL FDD PCS	M PET	RS 1 St		+	R	
10/12												*		_	_			Duta	a f	PB 1815	C13	CA15	iĝ.	









* *

e Salah Sanah Sanah Salah Salah Salah Salah Sanah Salah Salah Salah Salah Salah Salah Salah Salah Salah Salah Salah Salah Salah Salah Salah Salah S

.

- 67·

SHARP PARTS GUIDE

PC-4602 MODEL PC-4641

CONTENTS -

- 1 Exteriors
- 2 Keyboard
- 3 AC adaptor
- 4 FDD ass'y
- 5 Power supply ass'y
- 6 Packing material & Accessories
- 7 Key top kit
- 8 Main logic PWB ass'y
- 9 CE-451A CRT adaptor board (USA----standard, others----option)

DESTINATION TABLE

	ATTOM TABLE								
U	USA		EJ	Korea					
Y	Canada		ESC	Venezela					
G	Germany, Austria		ESCI	Taiwan					
Н	U.Kingdom	E	EQ	New Zealand					
Q	Australia		EH _	Malaysia					
К	Hong Kong		ESG	Indonesia					
S	Singapore		ISGI	Philippines					
W	Switzerland (Germany)		ESB	Saudi Arabia					

DEFINITION

The definition of each Rank is as follows and also noted in the list

- A: Parts necessary to be stocked as High usage parts.
- B: Parts necessary to be stocked as Standard usage parts.
- C: Low usage parts.
- D: Parts necessary for refurbish.
- E: Unit parts recommended to be stocked for efficient after sales service.
 - Please note that the lead time for the said parts may be longer than normal parts.
- S: Consumable parts.

Please note that the following parts used in Copier under the same description are classified into A or B Rank depending upon the place used.


Example: Gear made of Metal, Sprocket, Bearing, Belt made of Rubber, Spring clutch

mechanism.

A Rank: The parts which may be with the revolution or loading.

B Rank: Parts similar to A Rank parts, but are not included in Rank A.

Parts marked with "A" are important for maintaining the safety of the set. Be sure to replace these parts with specified ones for maintaining the safety and performance of the set.




1 Exteriors


NO. PARTS CODE PRICE PRICE PART NO. CARE-C/White (U.Y.I.Q.K.S.E.)		Exteriors			,	· · · · · · · · · · · · · · · · · · ·
0 0 M 7 3 1 3 6 0 3 // 3 A N D CAB - C/White	NO.	PARTS CODE	PRICE	NEW	PART	DESCRIPTION
0 6M 7 3 1 3 6 1 1 // 8 A N D CAB-C/Back		0 G M 7 3 1 3 3 6 0 3 //				CAB-C/White (G,W
2 0 0 7 1 3 6 1 7 7 6 6 7 7 6 7 7 6 7 7	1		ВА	N	D	(4,72 - 3, 2,12)
3 0 GW 4 7 3 0 3 6 5 5 // AC N C C HN C C Esterption spring (GW) 1 0 GW 7 3 1 3 5 6 1 7 // AC N C N C Hook (R)/Black (GW) 1 0 GW 7 3 1 3 5 6 1 7 // AC N C N C Hook (R)/Black (GW) 1 0 GW 2 1 1 2 2 3 AC Z C C N C HN C C Hook (R)/Black (GW) 1 0 GW 2 1 2 2 3 AC Z C C C N C C HN C C Hook (R)/Black (GW) 1 0 GW 2 1 2 2 3 AC Z C C C N C C HN C C Hook (R)/Black (GW) 1 0 GW 2 1 3 2 2 3 AC Z C C C N C C C N C C C C C C N C C C C	2					1100K \2/1 11.11to
0	l					
4 0 0 0 1 3 5 6 7 1 3 5 1 7 7 7 8 7 8 8 8 8 8	3	0 GM 4 4 / U U U U D 5 / /				
\$ 0 (M 9 1 1 0 0 0 5 1 1	4					
\$ 0 G W 9 1 3 6 2 3 7 AZ N C Asys, LCD/EL connection (with shrink tube) 1 0 U N T = 2 7 8 AZ C E N C C C Az C C C C C C C C C	5					Sound proofing tube
8	6	0 GM 9 1 1 3 3 6 2 3 //				Ass'y,LCD/EL connection (with shrink tube)
3 P.Z. IT.Y 1 0 4 A.C. Z. Z. A.E. N. C. Insulation sheet 2 (A) 15(8)(4)00982)						LCD display ass'y (35200026)
12 0 0 0 0 0 0 1 5 8 7 AD N C Caution Intell 12 x 9 3 mm						
13						
G. W. 3 3 3 6 9				- ''		Screw (3×8)(41200274)
15 0 G M 2 1 3 5 0 2 7 7 N C Roll damper right				N		OBTO TO WIND
15 0 M 9 2 1 3 3 6 0 4 /	Ł.					Cotol 11, place
17 G M 4 0 1 3 3 6 0 / / A C						
16 18 75 73 70 70 70 70 70 70 70						
19 P Z T 1 0 1 A C Z A A N C Insulation sheet 1 (20 \times 25) (81 400081) (9.W)				- '		
20 CG M 7 3 1 3 3 1 3 4				N	C	Insulation sheet 1 (20×25)(81400081)
Compage Comp		0 GM 7 3 1 3 3 6 0 4 //				OND DY WINE
22 C M S G 7 0 1 5 1 6						OND DYBIGOR
Company Comp	21					DCCC) briste, 111/10
Color Colo						B0001 0.1004) 2.200.
25 G M G 2 0 15 2 0 // A F N C LED Danel, cabinet unit / White (PC - 4641 - U.Y.H.Q.K.S.E.)						LED panel,cabinet unit/White (PC-4641··G,W
C		0 GM 6 0 2 0 1 5 2 0 //				EED pariologophiot start Disease
24 0.5	23	0 GM 6 D 2 D 1 5 1 7 //				ELD Paricipation to the second
25 V F D - R C 2 E V 1 0 2 1 A A C Resistor (1/4W 1.0KG ±5%)(10910252) 26 G E G G G 0 7 4 C C 27 A A C Rubber foot (80400050) (G.W) 27 0 G M 6 0 2 S 1 5 4 0 // A B N C DBP NO label (G.W) 28 0 G M 7 3 1 3 3 6 1 2 // B E N D C DBP NO label (G.W) 29 0 G M 7 3 1 3 3 6 1 2 // B E N D C DBP NO label (G.W) 30 0 M 7 3 1 3 3 6 1 2 // B E N D C DBP NO label (U.Y.H.Q.K.S.E) 30 1 0 E M 9 2 1 6 2 1 9 1 // A E N C C DBP NO label (U.Y.H.Q.K.S.E) 30 1 0 E M 9 2 1 6 2 1 9 1 // A E N C C DBP NO label (U.Y.H.Q.K.S.E) 31 0 E M 9 2 1 6 2 1 9 1 // A E N C C DBP NO label (U.Y.H.Q.K.S.E) 32 0 G M 7 0 1 1 3 3 6 0 // A D N C Install angle.roll damper 33 0 W P G D 3 0 P 0 6 0 0 0 A A C S Screw (32 K)(41100504) 34 0 W P G L 3 N D 4 3 /- 1 A B B LED(Green) (G.M.SMG-43)(33499901) 35 0 W P G L 3 N D 4 3 /- 1 A B B LED(Green) (G.M.SMG-43)(33499901) 36 0 W P G L 3 N D 4 3 /- 1 A B B LED(Green) (G.M.SMG-3)(33499902) 37 0 W P G L 3 N D 4 3 /- 1 A B B LED(Green) (G.M.SMG-3)(33499902) 38 0 W P G L 3 N D 4 3 /- 1 A B B LED(Green) (G.M.SMG-3)(33499902) 39 0 W P G L 3 N D 4 3 /- 1 A B B LED(Green) (G.M.SMG-3)(33499902) 39 0 W P G L 3 N D 4 3 /- 1 A B B LED(Green) (G.M.SMG-3)(33499902) 39 0 W P G L 3 N D 4 3 /- 1 A B B LED(Green) (G.M.SMG-3)(33499902) 39 0 W P G L 3 N D 4 3 /- 1 A B B LED(Green) (G.M.SMG-3)(3449902) 39 0 W P G L 3 N D 4 0 0 A A C S Screw (41200335) 30 0 W P G L 3 N D 4 0 0 A A C S Screw (41200335) 30 0 W P G L 3 N D 4 0 0 A A C S Screw (41200335) 40 0 W M 1 3 3 5 0 0 // A W N C Power supply unit 40 0 W M 1 3 3 5 0 0 // A W N C Power supply unit 41 0 W M 1 3 3 5 0 0 // A W N C Power supply unit 42 P Z E T V 1 0 4 3 A C Z Z A E N C Insulation sheet 4 (25 x 34)(81400084) 43 0 W P G L 3 N D 2 M S W P S S D 8 N D C M P N D label/Black (6021074 - 2) (W.Y.H.Q.K.S.E) 44 T L A B P 1 3 1 7 A C S A A B C W P N D label/Black (6021074 - 2) (W.Y.H.Q.K.S.E) 45 D U N T - 2 2 7 A C Z Z B K N E A Sty, keyboard (92133643) (W.H.Q.W.G.K.S.E) 46 T L A B P 1 3 1 7 A C S A A B C W P N D label/Black (6021074 - 2) (W.Y.H.Q.K.S.E)						CEB patienter and a certain an
22 G. H. G. G. I. D. Z. A. C. C. Z. Z. A. A. N. C. Rubber foot (80400060)				N		Heat shrinkable tube
Compage Comp				N		DBP NO label (G,W
28 0 6 M 10 13 3 6 4 7 AD N C Install angle,roll damper			BE	N		Cab – B/White (G,W
Solition						
31 0 G M 9 2 1 2 6 2 1 9 //				Ņ		
				N.		
Section Sect	32	0 GM 9 2 1 2 6 2 1 9 / /				
34 V H P G L 3 H D 4 3 / - 1	33	VHPGL3NG43/-1				LED(Green) (GL3NG43)(33499901)
Serew (41200335) CPC - 4641 only) 37 DUNTK 2 2 3 2 A C Z Z C C N C HDD controller with core (92133757) CPC - 4641 only) 38 X B P S D 3 0 P 0 4 0 0 0 A A C Screw (3 × 4)(41100512) CPC - 4641 only) 39 0 6 M 8 1 4 0 0 0 8 1 / A H N C Fish paper (PC - 4641 only) 40 0 6 M 4 0 1 3 3 5 0 0 / A L N C Heatsink, power supply 41 0 6 M 1 3 3 5 / / / B Z N E Power supply unit 42 P Z E T V 1 0 4 3 A A C Z Z A E N C Houston A C C Screw (3 × 4)(4100512) CPC - 4641 only) 41 0 6 M 1 3 3 5 / / / B Z N E Power supply unit 42 P Z E T V 1 0 4 3 A A C Z Z A E N C Heatsink, power supply 41 0 6 M 1 3 3 5 / / / B Z N E Power supply unit 42 P Z E T V 1 0 4 3 A A C Z Z A E N C Insulation sheet 4 (25×34)(81400084) 43 0 G M 9 2 1 3 3 6 0 0 / A A B C C VR - IND label/Black (60201074 - 2) (U.Y.H.Q.K.S.E.) 44 T L A B P 1 3 1 7 A C S A A B C C VR - IND label/Black (60201074 - 2) (U.Y.H.Q.K.S.E.) 45 D U N T - 2 2 2 8 A C 2 Z B K N E Ass'y, keyboard (92133642) (G.Y.) (G.W.) (34	VHPGL3HD43/-1				LED(Red) (GL3HD43)(33499902)
D U N T K 2 2 3 2 A C Z Z C C N C C HDD controller with core (92133757) (PC-4641 only)	35	QSW-P1067ACZZ		L		
38 X B P S D 3 0 P 0 4 0 0 0	36	LX-BZ1147CCZZ		N.		Screw (41200335) HDD controller with core (92133757) (PC - 4641 only
39 0 G M 8 1 4 0 0 0 8 1 / A H	3/	V B B C D 3 D B D A D D D		14		TIDD controller was core (PIII or)
40 0 6 M 4 0 1 3 5 0 0				N		
		0 GM 4 0 1 3 3 5 0 0//	ΑL			
		0 GM 1 3 3 5 / / / / /				
T					— <u> </u>	
TLABP1317ACZZ	43			IN		VR - IND label/Black (60201074 - 2) (U,Y,H,Q,K,S,E
DUNT-2228ACZ	44					VR - IND label/White (60201074-1) (G,W
A5				N	Ε	1100 1110 100 100 100 100 100 100 100 1
DUNT-227ACZZ	1 45	DUNT-2226ACZZ				
DUNTK 2 3 3 7 A C 2	45	DUNI-ZZZZZACZZ				
A6 X B P S F 3 0 P 0 8 0 0 0	<u></u>			N		1 A55 V.Reyboard (32 1550-7-7)
47 G L E G G I O I 9 C C Z Z A B C Rubber foot (80400039) 48 O G M 7 3 I 3 3 6 0 I // B C N D Cab - A/White (U,Y,H,Q,K,S,E) 49 R A L M B I O 0 7 H C Z Z A K C C Alarm (80)(56100033) 50 J H N D P I 0 0 5 A C Z Z A F D Handle/White (73126235 - I) (U,Y,H,Q,K,S,E) 51 O G M 4 0 I 3 3 6 1 0 // A D N C Mesh plate (G,W) 52 O G M 6 0 2 0 I 5 I 3 // A D N C SIO label (U,Y,H,Q,K,S,E) 53 O G M 9 2 I 3 0 8 I I // A D N C SIO label (U,Y,H,Q,K,S,E) 53 O G M 9 2 I 3 0 8 I I // A D N C Speaker OR SW cable D U N T K 2 2 9 6 R H Z Z ** N E Main logic PWB ass'y (PC - 4602 · U,Y,S,K,E) D U N T K 2 2 9 4 R H Z Z ** N E Main logic PWB ass'y (PC - 4602 · U,Y,S,K,E) D U N T K 2 2 9 4 R H Z Z ** N E Main logic PWB ass'y (PC - 4601 · U,Y,S,K,E) D U N T K 2 2 9 5 R H Z Z ** N E Main logic PWB ass'y (PC - 4601 · U,Y,S,K,E) D U N T K 2 2 9 5 R H Z Z ** N E Main logic PWB ass'y (PC - 4601 · U,Y,S,K,E) D U N T K 2 2 9 4 R H Z Z ** N E Main logic PWB ass'y (PC - 4601 · U,Y,S,K,E) D U N T K 2 2 9 4 R H Z Z ** N E Main logic PWB ass'y (PC - 4601 · U,Y,S,K,E) D U N T K 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC - 4601 · U,Y,S,K,E) D U N T K 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC - 4601 · U,Y,S,K,E) D U N T K 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC - 4601 · U,Y,S,K,E) D U N T K 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC - 4601 · U,Y,S,K,E) D U N T K 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC - 4601 · U,Y,S,K,E) D U N T K 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC - 4601 · U,Y,S,K,E) D U N T K 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC - 4601 · U,Y,S,K,E) D U N T K 2 3 3 3 R H Z Z ** N E Main logic PWB ass'y (PC - 4601 · U,Y,S,K,E) D U N T K 2 3 3 3 R H Z Z ** N E Main logic PWB ass'y (PC - 4601 · U,Y,S,K,E) D U N T K 2 3 3 3 R H Z Z ** N E Main logic PWB ass'y (PC - 4601 · U,Y,S,K,E) D U N T K 2 2 3 4 R H Z Z ** N E Main logic PWB ass'y (PC - 4601 · U,Y,S,K,E) D U N T K 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC - 4601 · U,Y,S,K,E) D U N T K 2 3 3 2 R H Z Z ** N E Main logic	46					Scient (57-0)(41100015)
48	47					Rubber foot (80400039)
49 R L M B 1 0 0 7 H C Z Z		0 GM 7 3 1 3 3 6 0 1//				Cab 137 trinto
Section Sect		0 GM / 3 1 3 3 6 1 1 / /		N		
50	49			<u> </u>		
STANDA	50					Transcop trinto (10120200 27
52	51	0 GM 4 0 1 3 3 6 1 0 //		N		Mesh plate (G,V
52 0 G M 6 0 2 0 1 5 1 4 // AD N C SiO label (U,T,T,Q,K,S,E) 53 0 G M 9 2 1 3 0 8 1 1 // AD N C Speaker OR SW cable (PC-4602··U,Y,S,K,E) 54 D U N T K 2 2 9 6 R H Z Z ** N E Main logic PWB ass'y (PC-4602··U,Q) (PC-4602··H,Q) D U N T K 2 3 3 3 R H Z Z ** N E Main logic PWB ass'y (PC-4641··U,Y,S,K,E) (PC-4641··U,Y,S,K,E) D U N T K 2 2 9 4 R H Z Z ** N E Main logic PWB ass'y (PC-4641··U,Y,S,K,E) (PC-4641··U,Y,S,K,E) D U N T K 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641··U,Q) (PC-4641··U,Q) 55 0 G M 4 0 1 3 3 6 0 5 // AG N C Conn angle,cab unit (PC-4641··G,W) 56 L X - B Z 1 1 4 1 C C Z AA C C Screw (40133609) C CONN cover,9P 58 0 G M 8 1 6 0 0 0 1 2 // AD N C CONN cover,25P		0 GM 6 0 2 D 1 5 1 3 //				SIO Idou
DUNTK 2 2 9 6 R H Z Z ** N E Main logic PWB ass'y (PC - 4602··U,Y,S,K,E) DUNTK 2 2 9 5 R H Z Z ** N E Main logic PWB ass'y (PC - 4602··U,Q) DUNTK 2 3 3 3 R H Z Z ** N E Main logic PWB ass'y (PC - 4602··G,W) DUNTK 2 2 9 4 R H Z Z ** N E Main logic PWB ass'y (PC - 4641··U,Y,S,K,E) DUNTK 2 2 5 3 R H Z Z ** N E Main logic PWB ass'y (PC - 4641··U,Y,S,K,E) DUNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC - 4641··U,Q) DUNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC - 4641··U,Q) 55 0 GM 4 0 1 3 3 6 0 5 // A G N C Conn angle,cab unit 56 L X - B Z 1 1 4 1 C C Z Z A A C C Screw (40133609) 57 0 GM 8 1 6 0 0 0 1 3 // A D N C CONN cover,9P 58 0 GM 8 1 6 0 0 0 1 2 // A D N C CONN cover,25P		0 G M 6 0 2 0 1 5 1 4 //				OIO Ideci
54 DUNTK 2 2 9 5 R H Z Z ** N E Main logic PWB ass'y (PC - 4602···H,Q) DUNTK 2 3 3 3 R H Z Z ** N E Main logic PWB ass'y (PC - 4641···U,Y,S,K,E) DUNTK 2 2 9 4 R H Z Z ** N E Main logic PWB ass'y (PC - 4641···U,Y,S,K,E) DUNTK 2 2 5 3 R H Z Z ** N E Main logic PWB ass'y (PC - 4641···H,Q) DUNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC - 4641···H,Q) 55 0 G M 4 0 1 3 3 6 0 5 // A G N C Connagle,cab unit 56 L X - B Z 1 1 4 1 C C Z Z A A C C Screw (40133609) 57 0 G M 8 1 6 0 0 0 1 3 // A D N C CONN cover,9P 58 0 G M 8 1 6 0 0 0 1 2 // A D N C CONN cover,25P	53	0 GM 9 2 1 3 0 8 1 1 //				
54 DUNTK 2 3 3 3 R H Z Z ** N E Main togic PWB ass'y (PC-4602··G,W) DUNTK 2 2 9 4 R H Z Z ** N E Main logic PWB ass'y (PC-4641··U,Y,S,K,E) DUNTK 2 2 5 3 R H Z Z ** N E Main logic PWB ass'y (PC-4641··H,Q) DUNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641··H,Q) 55 0 G M 4 0 1 3 3 6 0 5 // AG N C Connangle,cab unit (PC-4641··G,W) 56 L X - B Z 1 1 4 1 C C Z Z AA C C Screw (40133609) C Conn cover,9P 58 0 G M 8 1 6 0 0 0 1 2 // AD N C CONN cover,25P						Might regic (11 B usb)
54 DUNTK 2 2 9 4 R H Z Z ** N E Main logic PWB ass'y (PC-4641···U,Y,S,K,E) DUNTK 2 2 5 3 R H Z Z ** N E Main logic PWB ass'y (PC-4641···H,Q) DUNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641···H,Q) 55 0 G M 4 0 1 3 3 6 0 5 // AG N C Conn angle,cab unit 56 L X - B Z 1 1 4 1 C C Z Z A A C Screw (40133609) 57 0 G M 8 1 6 0 0 0 1 3 // AD N C CONN cover,9P 58 0 G M 8 1 6 0 0 0 1 2 // AD N C CONN cover,25P	1	DUNTK2333RHZZ				Main logic PWB ass'y (PC-4602··G,V
DUNTK2253RHZZ ** N E Main logic PWB ass'y (PC-4641···H,Q) DUNTK2332RHZZ ** N E Main logic PWB ass'y (PC-4641···G,W) 55 0 GM 4 0 1 3 3 6 0 5 // AG N C Conn angle,cab unit 56 L X - B Z 1 1 4 1 C C Z Z AA C Screw (40133609) 57 0 GM 8 1 6 0 0 0 1 3 // AD N C CONN cover,9P 58 0 GM 8 1 6 0 0 0 1 2 // AD N C CONN cover,25P	54					Main logic PWB ass'y (PC-4641··U,Y,S,K,I
DUNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641**G,W) 55 0 G M 4 0 1 3 3 6 0 5 // A G N C Conn angle,cab unit 56 L X - B Z 1 1 4 1 C C Z Z A A C Screw (40133609) 57 0 G M 8 1 6 0 0 0 1 3 // A D N C CONN cover,9P 58 0 G M 8 1 6 0 0 0 1 2 // A D N C CONN cover,25P						Mail logic 1 47 B d33 y
56 L X - B Z 1 1 4 1 C C Z Z A A C Screw (40133609) 57 0 G M 8 1 6 0 0 0 1 3 // A D N C CONN cover,9P 58 0 G M 8 1 6 0 0 0 1 2 // A D N C CONN cover,25P	L					IMAIN TOGIC 1 WE 433 }
57 0 G M 8 1 6 0 0 0 1 3 // AD N C CONN cover,9P 58 0 G M 8 1 6 0 0 0 1 2 // AD N C CONN cover,25P	55	0 GM 4 0 1 3 3 6 0 5 //		N		
58 0 GM 8 1 6 0 0 0 1 2 // AD N C CONN cover,25P	56	1 L X - B Z 1 1 4 1 C C Z Z		N		
	5/ 5P	10 GM 8 1 6 0 0 0 1 2 //	-			
	59	XUPSD30P06000				

1	Exteriors
---	-----------

NO.	PARTS CODE	PRICE	NEW MARK	PART	DESCRIPTION	
60	0GM92133756//	AY	N	C	Single FDD cable	(PC-4641 only)
	DUNTK 2 2 3 0 A C Z Z	ВÜ	N	Ē	FDD(office gray) (92133695)	(G,W)
61	DUNTK2230ACSA	BU	N	E	FDD(asphalt gray) (92133605)	(U,Y,H,Q,K,S,E)
62	LX-BZ1182CCZZ	AB		С	Screw (41100517)	
	PGUMM1562CCZZ	ΑE		С	Rubber (80400062)	
64	0 GM 4 0 1 3 3 6 0 6//	AP	N	С	Ingtall angle	
	DUNTK2231ACZZ	**	N	D	Hard disk 40MH (92133750)	(PC-4641 only)
66	Q C N W - 1 2 3 9 A C Z Z	AB		C	FDD GD cable (92126226)	
67	DGM81300095//	AB	N	С	Spacer	(PC-4641 only)
68	0 G M 5 4 3 0 0 0 2 0 //	BC	N	8	Fan	(PC-4641 only)
69	0 G M 4 1 1 0 0 6 1 3 //	AD	N	C	Screw (3×23)	(PC-4641 only)
71	UBATZ1003ACZA	BA		Α	Battery (83400012)	(5.14)
— 	0 GM 7 3 1 3 3 6 0 5 //	AN	N	С	Battery cover/White	(G,W)
72	0 GM 7 3 1 3 3 6 1 5//	AN	N	С	Battery cover/Black	(U,Y,H,Q,K,S,E)
	LX-BZ1027ACSA	AB		С	Screw (41100570)	(U,Y,H,Q,K,S,E)
73	L X - B Z 1 0 2 7 A C Z Z	AB		С	Screw (41100508)	(G,W)
74	0 GM 9 2 1 3 3 6 7 0//	AY	N	С	Double FDD cable	(PC-4602 only)
75	0 GM 7 0 1 1 3 3 6 1//	AC	N	С	PWB for S/S switch & AC adaptor jack (without parts)	(0.140)
	0 GM 4 0 1 3 3 6 1 1//	AC	N_	C	Cover plate/White	(G,W)
76	0GM40133612//	ΑĊ	N	С	Cover plate/Black	(U,Y,H,Q,S,K,E)
						-
		L				
			<u> </u>			

2 Keyboard





2 Keyboard

2	☑ Keyboard				
N	O. PARTS CODE	PRICE		PART	D.C.C.O.D.I.D.T.I.C.
	0 CFR 5 6 2 7 6 1 / 0 1	AH	MARK N		
- [0 CFR 5 6 2 7 6 2 / 0 1	AH	IN N	C	Half key (U,Y,Q,S,K,E) Half key (H)
1	0 CFR 5 6 2 7 6 3 / 0 1	AH	N	Č	0-14 1 (0)
<u> </u>	0 C F R 5 6 2 8 3 0 - 0 1	ΑH	N	С	Half key (W)
	0 C F R 5 6 2 7 6 1 / 0 2 0 C F R 5 6 2 7 6 2 / 0 2	AH.	N_	C	Half key (U,Y,Q,S,K,E)
	2 0 C F R 5 6 2 7 6 3 / 0 2	AH	N N	C	Half key (H)
Ĺ	0 C F R 5 6 2 8 3 0 - 0 2	AH	N	C	Half key (G) Half key (W)
19	0 C F R 5 6 2 7 6 1 / 0 3	AH	N	Č	Half key (U,Y,Q,S,K,E)
	3 0 C F R 5 6 2 7 6 2 / 0 3	A.H.	N_	C	Half-key (H)
	0 C F R 5 6 2 7 6 3 / 0 3 0 C F R 5 6 2 8 3 0 - 0 3	AH	N_	C	Half key (G)
	0 C F R 5 6 2 7 6 1 / 0 4	AH	N N	C	Half key (W)
1:0	1 0 CFR 5 6 2 7 6 2 / 0 4	AH	N	- č	Half key (U,Y,Q,S,K,E) Half key (H)
1.	0 C F R 5 6 2 7 6 3 / 0 4	AH	N		Half key (G)
ļ	0 C F R 5 6 2 8 3 0 - 0 4	AH	N	C	Half key (W)
	0 C F R 5 6 2 7 6 1 / 0 5 5 0 C F R 5 6 2 7 6 2 / 0 5	AH	N	<u> </u>	Half key (U,Y,Q,S,K,E)
- 72	5 OCFR562763/05	AH	N N	C C	Half key (FI) Half key (G)
	0 C.FR 5 6 2 8 3 0 - 0 5	AH	N		D-It i mo
-	0CFR562761/06	ΑĤ	N		Half key (U,Y,Q,S,K,E)
	6 0 C F R 5 6 2 7 6 2 / 0 6	AH	N	C	Half key (H)
	0 C F R 5 6 2 7 6 3 / 0 6 0 C F R 5 6 2 8 3 0 - 0 6	AH	N		Half key (G)
-	0CFR562761/07	A H A H	N N	C	Half key (W)
	0 CFR 5 6 2 7 6 2 / 0 7	AH	N	č	Half key (U,Y,Q,S,K,E) Half key (H)
1	0 C F R 5 6 2 7 6 3 / 0 7	ΑH	N		Half key (G)
<u> </u>	0 C F R 5 6 2 8 3 0 - 0 7	AH	N	C	Half key (W)
	0 C F R 5 6 2 7 6 1 / 0 8 0 C F R 5 6 2 7 6 2 / 0 8	AH	N	<u> </u>	Half key (U,Y,Q,S,K,E)
	8 OCFR562763/08	AH	N N	C	Half key (H) Half key (G)
	0 C F R 5 6 2 8 3 0 - 0 8	AH	N	Č	Half key (W)
	0 C F R 5 6 2 7 6 1 / 0 9	ΑH	N	C	Half key (U,Y,Q,S,K,E)
1	9 OCFR562762/09 OCFR562763/09	AH	N	. C	Half key (H)
1	0CFR562830-09	AH	N N	<u> </u>	Half key (G)
	0CFR562761/10	AH	N	C	Half key (W) Half key (U,Y,Q,S,K,E)
] ,	0 CFR 5 6 2 7 6 2 / 1 0	ΑH	N.	Č	Half key (H)
-	UCFR562763/10	AH	N	C	Half key (G)
-	0 C F R 5 6 2 8 3 0 - 1 0 0 C F R 5 6 2 7 6 1 / 1 1	AH	N		Half key (W)
1.	0 C E D E C 2 7 C 2 /1 1	AH	N. I		Half key (U,Y,Q,S,K,E) Half key (H)
1:	0 CFR 5 6 2 7 6 3 / 1 1	AH	N		Half key (G)
Ĺ	0 C F R 5 6 2 8 3 0 - 1 1	AH	N		Half key (W)
	0 C F R 5 6 2 7 6 1 / 1 2 0 C F R 5 6 2 7 6 2 / 1 2	AH	N.	_C	Half key (U,Y,Q,S,K,E)
12	2 OCFR562763/12	AH	N N	C	Half key (H)
	0 C F R 5 6 2 8 3 0 - 1 2	AH	N		laif key (G) laif key (W)
	0 C F R 5 6 2 7 6 1 / 1 3	AH	N		Half key (U,Y,O,S,K,E)
13	3 OCFR562762/13	AH	N	C	falf key (H)
l	0 C F R 5 6 2 7 6 3 / 1 3 0 C F R 5 6 2 8 3 0 - 1 3	AH AH	N	<u> </u>	falf key (G)
\vdash	0 C F R 5 6 2 7 6 1 / 1 4	AH	N N	CI	talf key (W) talf key (U,Y,Q,S,K,E)
14	0CFR562762/14	AH	N.	Č i	Half key (H)
``	0CFR562763/14	ΑH	. N	C	falf key (G)
	0 C F R 5 6 2 8 3 0 - 1 4 0 C F R 5 6 2 7 6 1 / 1 5	A H	N .	C I	falf key (W)
١.,	0 C F R 5 6 2 7 6 2 / 1 5	AH	N N	CI	łalf key (U,Y,O,S,K,E) łalf key (H)
15	0 C F R 5 6 2 7 6 3 / 1 5	AH	N	č	laif key (G)
	0 C F R 5 6 2 8 3 0 - 1 5	AH.	N		falf key (W)
	0 C F R 5 6 2 7 6 1 / 1 6 0 C F R 5 6 2 7 6 2 / 1 6	AH	N	C F	lalf key (U,Y,Q,S,K,E)
16	0 C F R 5 6 2 7 6 3 / 1 6	AH AH	N N		laif key (H)
	0CFR562830-16	AH	N		lalf key (G) lalf key (W)
	0 C F R 5 6 2 7 6 1 / 1 7	AG	N		ey top (U,Y,Q,S,K,E)
17	0 C F R 5 6 2 7 6 2 / 1 7	A G	N	C K	ey top (H)
	0 C F R 5 6 2 7 6 3 / 1 7 0 C F R 5 6 2 8 3 0 - 1 7	AG	N	C K	ey top (G)
	0 C F R 5 6 2 7 6 1 / 1 8	AG	N	C K	ey top (W)
18	0 CFR 5 6 2 7 6 2 / 1 8	AG	N		ey top (U,Y,Q,S,K,E) ey top (H)
10	UCFR562763/18	AG	N	СК	ey top (G)
	0 C F R 5 6 2 8 3 0 - 1 8	AG	N	C K	ey top (W)
	0 C F R 5 6 2 7 6 1 / 1 9 0 C F R 5 6 2 7 6 2 / 1 9	AG	N N	Č K	ey top (U,Y,Q,S,K,E)
19	0 C F R 5 6 2 7 6 3 / 1 9	AG	N	C K	ey top (H) ey top (G)
	0 C F R 5 6 2 8 3 0 - 1 9	AG	N T	C K	ey top (W)
	0CFR562761/20	AG	N	C K	ey top (U,Y,Q,S,K,E)
20	0 C F R 5 6 2 7 6 2 / 2 0 0 C F R 5 6 2 7 6 3 / 2 0	AG	N	C K	ey top (H)
	0 C F R 5 6 2 8 3 0 - 2 0	A G	N I		ey top (G)
		nu I		O IK	ay top (W)

2 Keyboard

Į	<u>2</u>]	Keyboard					
	NO.	'''''	PRICE	NEW MARK	PART RANK	DESCRIPTION	
	477	0 C F R 5 6 2 7 6 1 / 2 1	AG	N	С	Key top (U,Y,Q,S,K,E)	
Į,	21	0 C F R 5 6 2 7 6 2 / 2 1 0 C F R 5 6 2 7 6 3 / 2 1	AG	N N	<u>c</u>	Key top (H)	
		0 C F R 5 6 2 8 3 0 - 2 1	AG	N	C	Key top (G) Key top (W)	41
_ [OCFR562761/22	AG	N	_c	Key top (U,Y,Q,S,K,E)	
- -	- 22	0 C F R 5 6 2 7 6 2 / 2 2	A.G.	- N	C	Key top (H)	
		0 C F R 5 6 2 7 6 3 / 2 2 0 C F R 5 6 2 8 3 0 - 2 2	AG	N N	C	Key top (G)	i ali
٦٢		OCFR562761/23	AG	. N	Č	Key top (W) Key top (U,Y,O,S,K,E)	
	23	0 C F R 5 6 2 7 6 2 / 2 3	AG	N	C.	Key top (H)	
		0 C F R 5 6 2 7 6 3 / 2 3 0 C F R 5 6 2 8 3 0 - 2 3	A G A G	N.	C	Key top (G)	
1	-	OCFR562761/24	AG	N :	C	Key top (W) Key top (U,Y,Q,S,K,E)	
1	24	OCFR562762/24	AG	N N	Č	Key top (U,Y,Q,S,K,E) Key top (H)	
	٠	0 C F R 5 6 2 7 6 3 / 2 4	AG	N	C	Key top (G)	<u> </u>
- } -	نــــــ	0 C F R 5 6 2 8 3 0 - 2 4 0 C F R 5 6 2 7 6 1 / 2 5	A G	N	C	Key top (W)	
Ŧ	25	0 C F R 5 6 2 7 6 2 / 2 5	AG	N	Č	Key top (U,Y,Q,S,K,E) Key top (H)	
	- 23-	0 C F R 5 6 2 7 6 3 / 2 5	AG	N	c	Key top (G)	
-		0 C F R 5 6 2 8 3 0 - 2 5	AG	Ň	Ç	Key top (W)	
	S	0 C F R 5 6 2 7 6 1 / 2 6 0 C F R 5 6 2 7 6 2 / 2 6	A G	N	C	Key top (U,Y,Q,S,K,E)	
, -	26	0 C F R 5 6 2 7 6 3 / 2 6	AG	N N	Č	Key top (H) Key top (G)	
L		0 C F R 5 6 2 8 3 0 - 2 6	AG	N	C	Key top (W)	
[0 C F R 5 6 2 7 6 1 / 2 7	A G	N	_ <u>C</u>	Key top (U,Y,Q,S,K,E)	- A
-	27	0 CFR 5 6 2 7 6 2 / 2 7 0 CFR 5 6 2 7 6 3 / 2 7	AG AG	N N	C	Key top (H) Key top (G)	
L		0 C F R 5 6 2 8 3 0 - 2 7	AG	N	Č	Key top (W)	<u> </u>
-		0CFR562761/28	AG	N	С	Key top (U,Y,Q,S,K,E)	
-	28	0 C F R 5 6 2 7 6 2 / 2 8	AG	N	C_	Key top (H)	
-	i	0 C F R 5 6 2 7 6 3 / 2 8 0 C F R 5 6 2 8 3 0 - 2 8	AG	N I		Key top (G) Key top (W)	
T		0 C F R 5 6 2 7 6 1 / 2 9	ĀĠ	N N		Key top (W,Y,Q,S,K,E)	
-	29	0CFR562762/29	AG	N	_С	Key top (H)	
	- 11	0 C F R 5 6 2 7 6 3 / 2 9 0 C F R 5 6 2 8 3 0 - 2 9	AG	Ň		Key top (G)	
1		0 CFR 5 6 2 7 6 1 / 3 0	A G	N N	C	Key top (W) Key top (U,Y,Q,S,K,E)	
1	30	OCFR562762/30	AG	N		Key top (H)	
	30	0 C F R 5 6 2 7 6 3 / 3 0	AG	Ň	С	Key top (G)	1 1
\vdash		0 C F R 5 6 2 8 3 0 - 3 0 0 C F R 5 6 2 7 6 1 / 3 1	AG	N N		Key top (W)	
	2,	0 C F R 5 6 2 7 6 2 / 3 1	AG	N		Key top (U,Y,O,S,K,E) Key top (H)	
	31	OCFR562763/31	AG	N	С	Key top (G)	
\vdash	-	0 C F R 5 6 2 8 3 0 - 3 1	AG	N	C	Key top (W)	
1	}	0 C F R 5 6 2 7 6 1/3 2 0 C F R 5 6 2 7 6 2/3 2	A G	N N		Key top (U,Y,Q,S,K,E)	
1	32	0 C F R 5 6 2 7 6 3 / 3 2	AG	Ň		Key top (H) Key top (G)	**
\perp		0 C F R 5 6 2 8 3 0 - 3 2	AG	N	С	Key top (W)	
.	}	0 CFR 5 6 2 7 6 1 / 3 3 0 CFR 5 6 2 7 6 2 / 3 3	A G	N	С	Key top (U,Y,Q,S,K,E)	
		0 C F R 5 6 2 7 6 3 / 3 3	AG	N		Key top (H) Key top (G)	
L		0CFR562830-33	AG	N .		Key top (W)	, .
1		0 C F R 5 6 2 7 6 1 / 3 4	AG	N	C	Key top (U,Y,Q,S,K,E)	
ļ		0 C F R 5 6 2 7 6 2 / 3 4 0 C F R 5 6 2 7 6 3 / 3 4	AG	N N		Key top (H)	
L	Г	0CFR562830-34	ĀG	N		Key top (G) Key top (W)	<u> </u>
		OCFR562761/35	AG	N	C	Key top (U,Y,Q,S,K,E)	-
1		0 C F R 5 6 2 7 6 2 / 3 5 0 C F R 5 6 2 7 6 3 / 3 5	AG	N N		Key top (H)	
		OCFR562830-35	AG	N N		Key top (G) Key top (W)	
	Ţ	0CFR562761/36	AG	N		Key top (U,Y,Q,S,K,E)	
		0 C F R 5 6 2 7 6 2 / 3 6	AG	N	C	Key top (H)	
		0 C F R 5 6 2 7 6 3 / 3 6 0 C F R 5 6 2 8 3 0 - 3 6	A G	N N		Key top (G)	
F		0 CFR 5 6 2 7 6 1/37	AG	N		Key top (W) Key top (U,Y,Q,S,K,E)	
	37	0 CFR 5 6 2 7 6 2 / 3 7	AG	N	C	Key top (H)	
Γ	L	0 C F R 5 6 2 7 6 3 / 3 7 0 C F R 5 6 2 8 3 0 - 3 7	AG	N		Key top (G)	
-	7	0 CFR 5 6 2 7 6 1 / 3 8	AG	N N		Key top (W) Key top (U,Y,Q,S,K,E)	
1:	38	0 C F R 5 6 2 7 6 2 / 3 8	AG	N		Key top (H)	
	~ L	OCFR562763/38	AG	N	C	Key top (G)	
\vdash		0 C F R 5 6 2 8 3 0 - 3 8 0 C F R 5 6 2 7 6 1 / 3 9	A G	N		Key top (W)	
		0 C F R 5 6 2 7 6 2 / 3 9	AG	N	C	Key top (U,Y,Q,S,K,E) Key top (H)	
39	39 L	0 CFR 5 6 2 7 6 3 / 3 9	AG	N		Key top (G)	
-		0 C F R 5 6 2 8 3 0 - 3 9	AG	N	C F	Key top (W)	
}		0 C F R 5 6 2 7 6 1 / 4 0 0 C F R 5 6 2 7 6 2 / 4 0	AG	N		Key top (U,Y,Q,S,K,E)	
1	40	0 C F R 5 6 2 7 6 3 / 4 0	AG	N I		Key top (H) Key top (G)	
\bot		0 C F R 5 6 2 8 3 0 - 4 0	AG	N		Key top (W)	

2 Kayboard


NO.	2	2 Keyboard							
1 C R S Z T S Z A A A A A A A A A	NO.	PARTS CODE							
41 OCF R 5 6 2 7 6 2 7 4 1		OCFR562761/41							
O C R S 2 R S S S S S S S S S	41								
12			AG	N	С	Key top (W)			
42 DCF R\$ 5, 27 8, 37 4, 2 AG N C Rey too (16) DCF R\$ 12, 76 1, 74 3, AG N C Rey too (16) DCF R\$ 12, 76 1, 74 3, AG N C Rey too (17) DCF R\$ 12, 76 1, 74 3, AG N C Rey too (17) DCF R\$ 12, 76 1, 74 3, AG N C Rey too (17) DCF R\$ 12, 76 1, 74 3, AG N C Rey too (17) DCF R\$ 12, 76 1, 74 3, AG N C Rey too (17) DCF R\$ 12, 76 1, 74 3, AG N C Rey too (17) DCF R\$ 12, 76 1, 74 3, AG N C Rey too (17) DCF R\$ 12, 76 1, 74 4, AG N C Rey too (17) DCF R\$ 12, 76 1, 74 4, AG N C Rey too (17) DCF R\$ 12, 76 1, 74 4, AG N C Rey too (17) DCF R\$ 12, 76 1, 74 5, AN N C Rey too (17) DCF R\$ 12, 76 1, 74 5, AN N C Rey too (17) DCF R\$ 12, 76 1, 74 5, AN N C Rey too (17) DCF R\$ 12, 76 1, 74 5, AN N C Rey too (17) DCF R\$ 12, 76 1, 74 5, AN N C Rey too (17) DCF R\$ 12, 76 1, 74 5, AN N C Rey too (17) DCF R\$ 12, 76 1, 74 5, AN N C Rey too (17) DCF R\$ 12, 76 1, 74 5, AN N C Rey too (17) DCF R\$ 12, 76 1, 74 5, AN N C Rey too (17) DCF R\$ 12, 76 1, 74 5, AN N C Rey too (17) DCF R\$ 12, 76 1, 74 5, AN N C Rey too (17) DCF R\$ 12, 76 1, 74 5, AN N C Rey too (17) DCF R\$ 12, 76 1, 74 5, AN N C Rey too (17) DCF R\$ 12, 76 1, 74 5, AN N C Rey too (17) DCF R\$ 12, 76 1, 74 5, AN N C Rey too (17) DCF R\$ 12, 76 1, 74 5, AN N C Rey too (17) DCF R\$ 12, 76 1, 74 5, AN N C Rey too (17) DCF R\$ 12, 76 1, 74 5, AN N C Rey too (17) DCF R\$ 12, 76 1, 74 6, AN C Rey too (17) DCF R\$ 12, 76 1, 74 6, AN C Rey too (17) DCF R\$ 12, 76 1, 74 6, AN C Rey too (17) DCF R\$ 12, 76 1, 74 6, AN C Rey too (17) DCF R\$ 12, 76 1, 74 6, AN C Rey too (17) DCF R\$ 12, 76 1, 74 6, AN C Rey too (17) DCF R\$ 12, 77 1, 74 6, AN C Rey too (17) DCF R\$ 12, 77 1, 74 6, AN C Rey too (17) DCF R\$ 12, 77 1, 74 6, AN C Rey too (17) DCF R\$ 12, 77 1, 74 6, AN C Rey too (17) DCF R\$ 12, 77 1, 74 6, AN C Rey too (17) DCF R\$ 12, 77 1, 74 6, AN C Rey too (17) DCF R\$ 12, 77 1, 74 6, AN C Rey too (17) DCF R\$ 12, 77 1, 74 6, AN C Rey too (17) DCF R\$ 12, 77 1, 74 6, AN C Rey too (17) DCF R\$ 12, 77 1, 74 6, AN C Rey too (17) DCF R\$ 12, 77 1, 74 6, AN C REY 10 1, AN C REY 10									
DCFR 12 28 16 42 AG	42								
A		OCFR562830-42	AG						
48		0 C F R 5 6 2 7 6 1 / 4 3							
OCFR562830-43	43	0 C F R 5 6 2 7 6 3 / 4 3			С	Key top (G)			
A		OCFR562830-43							
A		OCER562762/44				 			
CFR 16 27 16 17 45 AN N C Rey top (UV)	44	0 C F R 5 6 2 7 6 3 / 4 4	AG						
S CFR S 27 S 27 S AN N C Key top (th)						Key ton (U.Y.O.S.K.E)			
		OCER562762/45			С	Key top (H)			
	45	OCFR562763/45							
40 CFR 5 8 2 7 6 2 / 4 6 AH N C Key top (G) 0 CFR 5 8 2 7 8 3 / 4 6 AH N C Key top (G) 0 CFR 5 8 2 8 3 0 - 4 6 AH N C Key top (G) 0 CFR 5 8 2 7 8 1 / 4 7 AG N C Key top (W) 1	-								
40	١.,	0 C F R 5 6 2 7 6 2 / 4 6		N	C	Key top (H)			
OCFR562761/47	46	OCFR562763/46							
40 CFR5 62 76 2 / 4 7	-	0 C F R 5 6 2 7 6 1 / 4 7				Key top (U,Y,Q,S,K,E)			
OF R\$ 0 & R\$ 0	17	OCFR562762/47							
O C F F S 6 2 7 6 1 / 4 8	4/	UCFR562/63/4/							
46 0 C F 5 6 2 7 6 2 4 8 A G N C Key top (th)		OCFR562761/48		N	С	Key top (U,Y,Q,S,K,E)			
O.C. R. S. 2. 0. 0. 0. 0. 0. 0. 0	1	0 CFR 5 6 2 7 6 2 / 4 8							
O C F R S 5 2 7 6 1 / 4 9	"	UCFR562/63/40				Key top (W)			
	—	0 C F R 5 6 2 7 6 1 / 4 9		N	C				
O F F S C F S C S S C S S C S S	49	0 C F R 5 6 2 7 6 2 / 4 9							
O C F R 5 6 2 7 6 1 / 5 0	"	10 CFR 3 0 Z / 0 3 / 4 3		-		Key top (W)			
SO	\vdash	0 C F R 5 6 2 7 6 1 / 5 0	A G						
O C F R 5 6 2 8 3 0 - 5 0	50	0 CFR 5 6 2 7 6 2 / 5 0							
0 C F R 5 6 2 7 6 1 / 5 1		0 C F R 5 6 2 8 3 0 - 5 0		N	C	Key top (W)			
String S		0 C F R 5 6 2 7 6 1 / 5 1							
0 C F R 5 6 2 8 3 0 − 5 1	5	1 0 C F R 5 6 2 7 6 2 / 5 1 0 C F R 5 6 2 7 6 3 / 5 1							
		0 C F R 5.6 2 8 3 0 - 5 1	AG						
Sociation Soci		0 C F R 5 6 2 7 6 1 / 5 2							
O C F R S 6 2 8 3 0 - 5 2	5	OCFR562763/52	AG	N	C	Key top (G)			
So		0 C F R 5 6 2 8 3 0 - 5 2				Key top (W)			
So		0 CFR 5 6 2 7 6 1 / 5 3				Key top (H)			
O C F R S S 2 7 6 1 / 5 4	5	OCFR562763/53	AG						
Section Sect		0 C F R 5 6 2 8 3 0 - 5 3				Key top (W) Key top (U,Y,O,S,K,E)			
O C F R 5 6 2 7 6 1 / 5 5	1 _	0 C F R 5 6 2 7 6 2 / 5 4		N	С	Key top (H)			
	5	0 CFR562763/54							
55		0 C F R 5 6 2 8 3 0 - 5 4 0 C F R 5 6 2 7 6 1 / 5 5			C	Key top (U,Y,Q,S,K,E)			
O C F R S 6 2 8 3 0 - 5 5	_	OCFR562762/55	AG	_		Key top (G)			
O C F R S 6 2 7 6 1 / 5 6	1	~ UCFK502/03/03_				Key top (W)			
56 0 C F R 5 6 2 7 6 2 / 5 6	-	0 C F R 5 6 2 7 6 1 / 5 6	AG	N	Ç	Key top (U,Y,Q,S,K,E)			
O C F R 5 6 2 8 3 0 - 5 6		0 C F R 5 6 2 7 6 2 / 5 6							
57 O C F R 5 6 2 7 6 1 / 5 7 A G	`	. OCEKSOZ/OS/SO_				Key top (W)			
57		0CFR562761/57	A G			Key top (U,Y,Q,S,K,E)			
O C F R 5 6 2 7 6 1 / 5 8		OCFR562762/57_							
58		0 CFR 5 6 2 8 3 0 - 5 7	AG	N	С	Key top (W)			
58		0 C F R 5 6 2 7 6 1 / 5 8							
0 C F R 5 6 2 8 3 0 - 5 8 AH N C Key top (W) 0 C F R 5 6 2 7 6 1 / 5 9 AG N C Key top (U,Y,Q,S,K,E) 0 C F R 5 6 2 7 6 2 / 5 9 AG N C Key top (H) 0 C F R 5 6 2 7 6 3 / 5 9 AG N C Key top (W) 0 C F R 5 6 2 7 6 1 / 6 0 AG N C Key top (W) 0 C F R 5 6 2 7 6 1 / 6 0 AG N C Key top (H) 0 C F R 5 6 2 7 6 2 / 6 0 AG N C Key top (H) 0 C F R 5 6 2 7 6 3 / 6 0 AG N C Key top (H)	!	58 OCFR 5 6 2 7 6 2 / 5 8				Key top (G)			
59 0 C F R 5 6 2 7 6 1 / 5 9 A G N C Key top (U,T,Q,S,K,E) 0 C F R 5 6 2 7 6 2 / 5 9 A G N C Key top (H) 0 C F R 5 6 2 7 6 3 / 5 9 A G N C Key top (W) 0 C F R 5 6 2 7 6 1 / 6 0 A G N C Key top (W) 0 C F R 5 6 2 7 6 2 / 6 0 A G N C Key top (H) 0 C F R 5 6 2 7 6 3 / 6 0 A G N C Key top (H)		OCFR562830-58	ΑH	N		Key top (W)			
59 0 C F R 5 6 2 7 6 3 / 5 9 A G N C Key top (G) 0 C F R 5 6 2 7 6 3 / 5 9 A G N C Key top (W) 0 C F R 5 6 2 7 6 1 / 6 0 A G N C Key top (U,Y,Q,S,K,E) 0 C F R 5 6 2 7 6 2 / 6 0 A G N C Key top (H) 0 C F R 5 6 2 7 6 3 / 6 0 A G N C Key top (G)		OCFR562761/59							
0 C F R 5 6 2 8 3 0 - 5 9 AG N C Key top (W) 0 C F R 5 6 2 7 6 1 / 6 0 AG N C Key top (U,Y,Q,S,K,E) 0 C F R 5 6 2 7 6 2 / 6 0 AG N C Key top (H) 0 C F R 5 6 2 7 6 3 / 6 0 AG N C Key top (G)	!	OCFR562763/59		N	С	Key top (G)			
0 C F R 5 6 2 7 6 2 6 0 A G N C Key top (H) 0 C F R 5 6 2 7 6 3 6 0 A G N C Key top (G)		DCFR562830-59				Key top (U) (U) (U) (U) (S.K.E)			
60 D C F R 5 6 2 7 6 3 / 6 0 A G N C Key top (G)		OCFR562761/60							
0 C F R 5 6 2 8 3 0 - 6 0 A G N C Key top (W)	}	OU DCFR562763/60	A G	N	С	Key top (G)			
		0 C F R 5 6 2 8 3 0 - 6 0] A G	<u> </u>	C	key top (w)			

_	Keyboard	PRICE	NEW	PART	DESCRIPTION
0.	PARTS CODE	RANK	MARK	RANK	
	OCFR562761/61	AG	N_	C _	Key top (U,Y,Q,S,K,E)
61	OCFR562762/61	A G	N N	C C	Key top (H) Key top (G)
	0 C F R 5 6 2 7 6 3 / 6 1 0 C F R 5 6 2 8 3 0 - 6 1	AG	N	C	Key top (W)
	0 C F R 5 6 2 7 6 1 / 6 2	AG	Ň	Č	Key top (U,Y,Q,S,K,E)
	0 C F R 5 6 2 7 6 2 / 6 2	AG	N	С	Key top (H)
62	OCFR562763/62	AG	N_	C	Key top (G)
	0 C F R 5 6 2 8 3 0 - 6 2	AG	N N	C	Key top (W) Key top (U,Y,Q,S,K,E)
	OCFR562761/63	A G	N N	C C	Key top (H)
63	0 C F R 5 6 2 7 6 2 / 6 3 0 C F R 5 6 2 7 6 3 / 6 3	AG	l N	C	Key top (G)
	0 C F R 5 6 2 8 3 0 - 6 3	AG	N	C	Key top (W)
	OCFR562761/64	A G	N	С	Key top (U,Y,Q,S,K,E)
.,	0 C F R 5 6 2 7 6 2 / 6 4	AG	N	<u> </u>	Key top (H)
64	0 C F R 5 6 2 7 6 3 / 6 4	A G	N.	C	Key top (G) Key top (W)
	0 C F R 5 6 2 8 3 0 - 6 4 0 C F R 5 6 2 7 6 1 / 6 5	AG	N N	C	Key top (U,Y,Q,S,K,E)
	0 C F R 5 6 2 7 6 2 / 6 5	AG	N N	T C	Key top (H)
65	0 C F R 5 6 2 7 6 3 / 6 5	AG	N	С	Key top (G)
	OCFR562830-65	A G	N	C_	Key top (W)
	0 C F R 5 6 2 7 6 1 / 6 6	A G	N	C_	Key top (U,Y,Q,S,K,E)
66	OCFR562762/66	A G	N _	C	Key top (H) Key top (G)
	0 C F R 5 6 2 7 6 3 / 6 6 0 C F R 5 6 2 8 3 0 - 6 6	A G	H N	 ĕ −	Key top (W)
_	0 C F R 5 6 2 7 6 1 / 6 7	AG	N	Č	Key top (U,Y,Q,S,K,E)
	OCFR562762/67	AG	N_	C	Key top (H)
67	OCFR562763/67	AG	N		Key top (G)
	0 C F R 5 6 2 8 3 0 - 6 7	A G	N.	C_	Key top (W) Key top (U,Y,Q,S,K,E)
	OCFR562761/68	A G	N N	C	Key top (H)
68	0 C F R 5 6 2 7 6 2 / 6 8 0 C F R 5 6 2 7 6 3 / 6 8	AG	l N	T č	Key top (G)
	0 C F R 5 6 2 8 3 0 - 6 8	ĀG	N	Č	Key top (W)
	0 CFR 5 6 2 7 6 1 / 6 9	AK	N_	С	Key top (U,Y,Q,S,K,E)
	DCFR562762/69	AK	Ņ	C	Key top (H)
69	10018302/03/02	AK	N	C_	Key top (G) Key top (W)
	0 C F R 5 6 2 8 3 0 - 6 9	AK	N	C	Key top (U,Y,Q,S,K,E)
	0 C F R 5 6 2 7 6 1 / 7 0 0 C F R 5 6 2 7 6 2 / 7 0	AG	+ N	 č	Key top (H)
70	0 CFR562763/70	AG	N N	C	Key top (G)
	0 C F R 5 6 2 8 3 0 - 7 0	AG	N	C	Key top (W)
	OCER562761/71	AG	N	C	Key top (U,Y,Q,S,K,E)
7	0CFR562762/71	AG	N	C	Key top (H) Key top (G)
1.	U C F K 3 O Z / U 3 / / 1	A G	N	ا د	Key top (W)
_	0 C F R 5 6 2 8 3 0 - 7 1 0 C F R 5 6 2 7 6 1 / 7 2	AG	N N	† č	Key top (U,Y,Q,S,K,E)
	0 CFR 5 6 2 7 6 2 / 7 2	AG	N	C	Key top (H)
7	0 CFR 5 6 2 7 6 3 / 7 2	A G	N	С	Key top (G)
	0 C F R 5 6 2 8 3 0 - 7 2	AG	N	C	Key top (W)
	OCFR562761/73	A M	N	C	Key top (U,Y,Q,S,K,E) Key top (H)
7	3 OCFR562762/73	A M A M	N_N	C	Key top (G)
•	3 OCFR 5 6 2 7 6 3 / 7 3 OCFR 5 6 2 8 3 0 - 7 3	A M	N	Č	Key top (W)
_	0 C F R 5 6 2 7 6 1 / 7 4	AG	N	C	Key top (U,Y,Q,S,K,E)
	OCED562762/74	A G	N	C	Key top (H)
7	4 OCFR562763/74	AG	N_	C	Key top (G)
_	10CFR562830-74	AG		- C	Key top (W) Half key (U,Y,Q,S,K,E)
	0 CFR 5 6 2 7 6 1 / 7 5	A H A H		 눈	Half key (H)
7	75 OCFR 5 6 2 7 6 2 / 7 5 OCFR 5 6 2 7 6 3 / 7 5	AH		 c	Half key (G)
	0 C F R 5 6 2 8 3 0 - 7 5	ÄH		Ċ	Half key (W)
_	0 C F R 5 6 2 7 6 1 / 7 6	ΑH	N	С	Half key (U,Y,Q,S,K,E)
_	0 C F R 5 6 2 7 6 2 / 7 6	ΑH		C	Half key (H)
•	76 DCFR562763/76	A H		C	Half key (G) Half key (W)
	0 C F R 5 6 2 8 3 0 - 7 6	A H		+ 5	Half key (U,Y,Q,S,K,E)
	0 C F R 5 6 2 7 6 1 / 7 7 0 C F R 5 6 2 7 6 2 / 7 7	AH		 č	Half key (H)
7	0 CFR 5 6 2 7 6 3 / 7 7	AH		Ċ	Half key (G)
	0 C F R 5 6 2 8 3 0 - 7 7	AH		С	Half key (W)
	OCFR562761/78	AH		C	Half key (U,Y,Q,S,K,E)
	OCER562762/78	AH		C	Half key (H) Half key (G)
	10CFR30Z/03//0	A H		- c	Half key (W)
_	0 C F R 5 6 2 8 3 0 - 7 8	AG		C	Key top (U,Y,Q,S,K,E)
	0 C F R 5 6 2 7 6 1 / 7 9 0 C F R 5 6 2 7 6 2 / 7 9	A G		- c	Key top (H)
	79 0 C F R 5 6 2 7 6 3 / 7 9	A G	N	C	Key top (G)
	OCFR562830-79	AG	i N	C	Key top (W)
_	OCFR562761/80	_ A_G		- C	Key top (U,Y,Q,S,K,E)
	DCFR562762/80	_ A G		C	Key top (H) Key top (G)
	0 C F R 5 6 2 7 6 3 / 8 0 0 C F R 5 6 2 8 3 0 - 8 0	A G			
	- 10058562830-80	IAU	<u> </u>		

		100			
-	•	A.	~	^	•
_	С	ш	ы		
•	•	•	•	v	-


_	٠					PC4602
2	Keyboard					
N	THE THE PERSON NAMED IN					N
-	0 C F R 5 6 2 7 6 1 / 8 1 0 C F R 5 6 2 7 6 2 / 8 1	AG	N	С	Key top (U,Y,Q,S,K,E)	
8	0 C F R 5 6 2 7 6 3 / 8 1			C	Key top (H)	
	0 C F R 5 6 2 8 3 0 - 8 1	AG	N N	Č	Key top (G)	
	0 CFR 5 6 2 7 6 1 / 8 2	AG	N N	C	Key top (W)	1,574
] 8	0 CFR 5 6 2 7 6 2 / 8 2	AG	N	č	Key top (U,Y,Q,S,K,E) Key top (H)	
Į	0 C F R 5 6 2 7 6 3 / 8 2	A_G	N	Č	Key top (G)	
-	0 C F R 5 6 2 8 3 0 - 8 2	AG	N	С	Key top (W)	
1.	0 C F R 5 6 2 7 6 1 / 8 3 0 C F R 5 6 2 7 6 2 / 8 3	AG	N.	C	Key top (U,Y,Q,S,K,E)	
1 8	0 CFR 5 6 2 7 6 3 / 8 3	A G	N N	<u> </u>	Key top (H)	
L_	0 C F R 5 6 2 8 3 0 - 8 3	AG	N N	+ C	Key top (G)	
1	0 C F R 5 6 2 7 6 1 / 8 4	ÂĞ	i N	1 6	Key top (W) Key top (U,Y,Q,S,K,E)	
84	, OCFR562762/84	AG	1 	Ťč	Kay ton (U)	
] `	0 C F R 5 6 2 7 6 3 / 8 4	AG	N	C	Key top (G)	
<u>-</u>	0 C F R 5 6 2 8 3 0 - 8 4	AG	N	C	Key top (W)	
	0 C F R 5 6 2 7 6 1 / 8 5 0 C F R 5 6 2 7 6 2 / 8 5	AG	N	C	Key top (U,Y,Q,S,K,E)	
85	0 C F R 5 6 2 7 6 3 / 8 5	AG	N.	Ç	Key top (H)	
L	0 C F R 5 6 2 8 3 0 - 8 5	AG	N N	<u> c</u>	Key top (G)	
	0CFR562761/86	ÂG		C	Key top (W)	
86	OCFR562762/86	AG	T N	C	Key top (U,Y,Q,S,K,E) Key top (H)	
"	UCFR562763/86	AG	N	C	Key top (G)	
⊢—	0 C F R 5 6 2 8 3 0 - 8 6	AG	N	C	Key top (W)	
	0 C F R 5 6 2 7 6 1 / 8 7	. A G	N	С	Key top (U,Y,Q,S,K,E)	
87	0 C F R 5 6 2 7 6 2 / 8 7 0 C F R 5 6 2 7 6 3 / 8 7	AG	N	C	Key top (H)	
	0 CFR 5 6 2 8 3 0 - 8 7	AG	N	C	Key top (G)	
_	0 C F R 5 6 2 7 6 1 / 8 8	AG	N N	Ç	Key top (W)	
88	OCFR562762/88	ĀĠ	N	<u> </u>	Key top (U,Y,Q,S,K,E)	
00	OCFR562763/88	AG	N	C	Key top (H) Key top (G)	
	0 C F R 5 6 2 8 3 1 - 8 8	AG	N	Č	Key top (W)	
	0 C F R 5 6 2 7 6 1 / 8 9	AG	N	Č	Key top (U,Y,Q,S,K,E)	
89	0 C F R 5 6 2 7 6 2 / 8 9	AG	N	С	Key top (H)	
	0 C F R 5 6 2 7 6 3 / 8 9 0 C F R 5 6 2 8 3 0 - 8 9	AG	N	С	Key top (G)	
	0 C F R 5 6 2 7 6 1 / 9 0	AG	. N.	C	Key top (W)	
90	10CFR562762/90	AG	N	<u> </u>	Key top (U,Y,Q,S,K,E)	
90	0 C F R 5 6 2 7 6 3 / 9 n	AG	Ň	C	Key top (H) Key top (G)	
	0 C F R 5 6 2 8 3 n - 9 n	AG	N	Č	Key top (W)	
101	10CF567664C///	AA	N	C	Rubber RT	
, ,	0 C F 5 6 A 1 8 5 F ///	A A		C	Spring for half key	
103	0 C F 5 6 B 0 3 6 A / / /	ΑQ	N	C_	Frame (G,W)	
104	0 C F 5 6 B 0 3 6 B /// 0 C F 5 6 5 6 6 5 A ///	1 AQ	N.	_ C	Frame (U,Y,Q,S,K,E,H)	
105	0 C F 5 6 5 5 2 4 B	A B A B		<u> </u>	Switch for half key	
106	OCF56H089B///	BD	N N	C	Switch	1
	OCF56H089A///	BD	N		PWB (G,H,W) PWB (U,Y,Q,S,K,E)	
107	.UCF56A514R///	AK	N	-c	Shield plate	
108	0CF564965C///	A.A.			Screw (M2×6)	
109	U.C.F.560088B///	AA		Č	Screw (M3×5)	
110	0 C.F 5 6 1 5 6 5 A / / / -	A.A.		C	Washer (M3)	
112	0 C F 5 6 5 0 3 3 M	AA		C	Nut (M3×0.5)	
113	0CF565033M/// 0CF567955A///	AD	. N	В	LED-R	
114	OCF 5 6 7 6 6 4 D	A A	N.	<u>C</u>	Spring C for space key	
	(Unit)	A.A .	. N	_ C	Rubber RT for space key	
	DUNT-2228ACZZ	ВК	N	E	Assis knyboord (0010000)	
na L	DUNT-2226ACZZ	BK	Ň	E	Ass'y,keyboard (92133642) Ass'y,keyboard (92133641)	(G)
	DUNT-2227AC77	BK	N.		Ass'y,keyboard (92133641) Ass'y,keyboard (92133643)	(U,Y,Q,S,K,E)
- -1	DUNT-2307ACZZ	BK	N	E	Ass'y,keyboard (92133644)	(H)
A	C adaptor	-				(W)
-						-
10.	PARTS CODE	PRICE	NEW	PART	DESCRIPTION	

г						·
	NO.	PARTS CODE	PRICE RANK	NEW MARK	PART RANK	DESCRIPTION
<u> </u>	1	RADPA1004ACZZ RADPA1011ACZZ RADPA1008ACZA RADPA1007ACZZ CADPA1005AC01 RADPA1006ACZZ RADPA1013ACZZ RADPA1013ACZZ RADPA10104ACZZ RADPA10104ACZZ RADPA1007ACZZ RADPA1007ACZZ RADPA1007ACZZ RADPA1007ACZZ RADPA1007ACZZ RADPA1008ACZA RADPA1008ACZA			RANK B B B B B B B B B B B B B B B B B B	DESCRIPTION AC adaptor(92126220)(120V) (Type-A) (U) AC adaptor(92130755)(120V) (Type-A) (Y) AC adaptor(92128420)(220V) (Type-C) (G,K,W) AC adaptor(92133654)(240V) (Type-E) (H) AC adaptor(92133656)(240V) (Type-H1) (S) AC adaptor(92130754)(240V) (Type-H) (Q) AC adaptor(option)(100V)(Type-A) (EJ) AC adaptor(option)(120V)(Type-A) (ESC) AC adaptor(option)(240V)(Type-A) (ESC1) AC adaptor(option)(240V)(Type-E) (EH) AC adaptor(option)(220V)(Type-C) (ESG) AC adaptor(option)(220V)(Type-C) (ESG) AC adaptor(option)(220V)(Type-C) (ESG)
<u>-</u>		RADPA1012ACZZ	B.Q		В	AC adaptor(option)(127V)(Type—A) (ESG1) (ESB)



4 FDD ass'y

Type-H



4 FDD ass'y

4 1	ם מסט ass y				
NO.	PARTS CODE	PRICE RANK	NEW MARK	PART RANK	DESCRIPTION
	00G1678803909	A C	N	D	Button(office gray) (For DUNTK2230ACZZ)
1	0 0 G 1 6 7 8 8 0 3 9 1 0	A C	N	D	Button(asphalt gray) (For DUNTK2230ACSA)
<u> </u>	00G1796769609	ΑH	N	D	Front bezel ass'y(office gray) (For DUNTK2230ACZZ)
2	00G1796769610	ΑH	N	D	Front bezel ass'y(asphalt gray) (For DUNTK2230ACSA)
	00G17967693//	AH	N	E	Damper ass'y
<u> </u>	00G1796772900	ВP	N	E	Head carriaage ass'y(Note 1)
- 4	0 0 G 1 4 7 6 9 4 3 0 0 0	AY	N	E.	Stepping motor ass'y
5	0 0 G 1 5 5 3 2 1 1 0 0 5	BL	N	E	PCBA MFD control T
D 2	0 0 G 1 4 7 3 4 0 3 4 3 2	BM	N	E	Spindle motor ass'y
- /	0 0 G 1 4 9 0 0 5 1 6 0 3	CP	N	D	Alignment disk
101	00G1490051701	ČE	T _N	D	Level disk
102	(Unit)	+	<u> </u>	\vdash	(G,W)
<u> </u>	DUNTK2230ACZZ	ВŪ	N N	E	FDD(office gray) (U,Y,H,Q,K,S,E)
901	DUNTK2230AC22	T B U	N	TE_	FDD(asphait gray) (U, Y, H, Q, K, S, E)
	DUNIKZZJUNOJA	1-5-		T	
 		 	 	1	
— -		+-	-	-	
<u> </u>			+	+	
l .					<u></u>

ſ	5	Power	vlagus	ass'v
---	---	-------	--------	-------

5	Power supply ass'	<u>y</u>				
NO.	PARTS CODE	PRICE RANK	NEW MARK	PART RANK	DESCRIP	TION [R54]
		AA		С	Resistor (1/4W 1.2KΩ ±5%)(10112251)	[R11,26,27]
$-\frac{1}{2}$	VRD-HT2EY2R2J	AA		С	Resistor (1/4W 2.2Ω ±5%)(10122851)	[R25]
H- 5	VRD-HT2EY101J	A A		Ç	Resistor (1/2W 1000 ±5%)(10210151)	[R23]
4	VRD-HT2HY221J	AB		<u> </u>	Resistor (1/2W 220Ω ±5%)(10222151) Resistor (1/4W 1ΚΩ ±5%)(10510251)	[R44,51,53,61]
5	VRD-HT2EY102J	AA		C	Resistor (1/4W 1KM $\pm 5\%$) (10510251) Resistor (1/4W 10K $\Omega \pm 5\%$) (10510351)	[R3,6,7,12,29,31,45,52,59,64]
- 6	VRD-HT2EY103J	A A		C	Resistor (1/4W 100KΩ ±5%)(10510451)	[R1,4,5]
7	TVRD-HT2EY104J _	A A			Resistor (1/4W 12Ω ±5%)(10512051)	[R41]
	VRD-HT2EY120J	AA		Č	Resistor (1/4W 16KΩ ±5%) (10516351)	[R19,32,49,56,63]
9	VRD-HT2EY163J VRD-HT2EY222J	AA-	 -	C	Resistor (1/4W 2.2KQ ±5%) (10522251)	[R14,17,20,36,50] [R2]
10	VRD-HT2EY224J	AA		С	Resistor (1/4W 220KΩ ±5%)(10522451)	[R35]
11	VRD-HT2EY271J	A A		C	Resistor (1/4W 270Ω ±5%)(10527151)	[R21,28,30,34,37]
14	VRD-HT2EY332J	AA		C	Resistor (1/4W 3.3KΩ ±5%) (10533251)	[R18]
14	VRD-HT2EY272J	AA	N_	<u> </u>	Resistor (1/4W 2.7KΩ ±5%) Resistor (1/4W 4.7KΩ ±5%) (10547251)	[R9,10,13,22,24,58]
15	IVRD-HT2EY472J	AA	<u> </u>	L C	Resistor (1/4W 4./KH ±5%) (1054/251) Resistor (1/4W 560Ω ±5%)(10556151)	[R8]
16	VRD-HT2EY561J	A A	<u> </u>	<u> </u>	Resistor (1/4W 56KD ±5%)(10556251)	[R40]
17	VRD-HT2EY562J	A A _	<u> </u>	C	Resistor (1/4W 8.2KΩ ±5%)(10582251)	[R33]
18	VRD-HT2EY822J	AA	H _N	C	Resistor (1/4W 10.7K $\Omega \pm 1\%$)(11010/21)	[R43]
19	VRNHT2EK1072F	A A	N	C	Resistor (1/4W 1.24KΩ ±1%)(11012411)	[R46] [R57]
2[VRNHT2EK1241F	AA	N	Č	Resistor (1/4W 41.2K $\Omega \pm 1\%$)(11041221)	
21		AD	N	C	Resistor (3W 0.62R 5%)	
27		AF	N	С	Variable resistor (2KΩ)	[VR3,4]
23		ΑE	N	8	Variable resistor (20ΚΩ)(18120390)	[VR6]
21	0 GM 1 8 1 3 0 3 0 1//	AF	N	C	Variable resistor (30KΩ)	[VR1]
20	5 OGM 18 15 02 02//	AF	N	В	Variable resistor (5KΩ)	[C20]
2	7 0 GM 2 0 2 1 D 3 5 9 / /	A B	N	C	Capacitor (0.01µF) Capacitor (0.047µF)	[C8,10,11,12]
2.	8 0 GM 2 0 2 4 7 3 0 2//	AB	N	C	Capacitor (560pF 500V)	[036]
2	9 0 GM 2 0 2 5 6 1 0 5 //	A B A B	<u>N</u>	+ č	Capacitor (0.1 µF 50V)(20310400)	[C1~4,38]
3	0 RC-KZ1054CCZZ	AB	+	 č	Capacitor (0.047 µF)(22147302)	[C16,19] [C5,40]
	1 V C Q Y N U 1 H M 4 7 3 K	AG	N	T C	Capacitor (2200 (F 16V)	[C33]
3	2 0 GM 2 4 1 2 2 8 0 0 // 3 V C E A E U 1 HW 1 0 5 M	AA	Ň	C	Capacitor (1µF 50V)(24210525)	[C9.23]
	4 0 GM 2 4 2 1 0 6 1 8 //	AC	N	C	Capacitor (10µF 16V)	[C18]
	5 0 GM 2 4 2 1 0 6 3 1//	AC	N_	C_	Capacitor (10µF 6.3V)	[C13,14]
	6 0 GM 2 4 2 1 0 8 2 7 //	AD	N_		Capacitor (1000µF 6.3V)	
	7 V H i 7 9 M 1 2 A U C - 1	AP	N	<u>B</u>	IC (79L12) Capacitor (22µF 50V)	[C24]
	8 0 GM 2 4 2 2 2 6 1 9 / /	AC	N_	C	Capacitor (220µF 16V)	[C17,32]
	9 0 GM 2 4 2 2 2 7 0 2//	AB	N N	1 6	Capacitor (33µF 16V)	[C15,21,27]
_	0 0 G M 2 4 2 3 3 6 0 3 //	AB	N N	- - č	Capacitor (33µF 35V)	[C25,26]
	11 0 G M 2 4 2 3 3 6 1 1//	A C	H N	1 c	Capacitor (33µF 25V)	[C41]
	12 0 G M 2 4 2 3 3 6 1 2// 13 0 G M 2 4 2 4 7 5 0 1 //	AB	I N	- - -	Capacitor (4.7 µF 25V)	[06]
		AB	N	C	Capacitor (470µF 10V)	[U2,3,7]
<u> </u>	14 0 G M 2 4 2 4 7 7 1 5 / / 45 0 G M 3 1 1 0 4 3 1 0 / /	AF	N_	В	Shunt regulator (UA431)	[05]
	46 0 GM 3 1 1 1 0 7 0 0 //	ВВ	N	B	SA switching(LT1071)	[U1]
1	47 V H I M N 1 2 8 0 T / - 1	ΑE		B_	IC regulator (MN1280T)(31112800)	[U6]
	48 D G M 3 1 1 7 9 0 5 2 //	AF			IC (79L05) Transistor (NPN MJE200)	[Q18]
	49 0 GM 3 2 1 0 2 0 0 0 //	AG		В	Transistor (NFN MJE200) Transistor (2SC1213A NPN)	[02~4,8~11,14,15,19,20,21,25,26,38]
	50 1 0 G M 3 2 1 1 2 1 3 1 / /	AC		B	Transistor (8050 NPN)	[Q17,35]
	51 0 G M 3 2 1 8 0 5 0 0 / /	AB		 	Transistor (D45H5 TO = 220)	[022]
	52 10 GM 3 2 2 0 4 5 0 5 / /	A L		- - <u>B</u>	Transistor (2SA673A)(32206730)	[Q1,5,6,7,16,23,39] [Q40]
<u> </u>	53 V S 2 S A 6 7 3 A B / - 1	AP		 	Transistor (PNP 2SA1443)	[040]
	54 0 G M 3 2 2 1 4 4 3 0 // 55 0 G M 3 2 2 1 4 4 4 0 //	- 		В	Transistor (PNP 2SA1444)	[024,29,31]
-	56 0 GM 3 2 2 8 5 5 0 0 //	AB		В	Transistor (LM8550 PNP)	[D11,13,17,20,21]
-	56 0 G M 3 2 2 8 3 3 0 0 7 7 57 0 G M 3 3 1 0 1 0 0 4 //		N	B	Diode (1F1 1A)	[D1]
\vdash	58 0 G M 3 3 1 0 1 0 4 0 //	AR	N	B	Dual diode (S10SC4M)	


5 Power supply ass'y

- =	=_;	The pupping ass	y			The state of the s
, Li	vo.	PARTS CODE	PRICE	NEW	PART	The state of the s
: I'	10.	FARTS CODE	RANK			DESCRIPTION
٠F	59	0 GM33103035//	АН	N		DESCRIPTION 13
: [60	0 GM 3 3 1 0 5 3 0 1//	ÃO		<u>B</u>	Schottky diode (SR303)
` 	_	VHDIN4148//-1		N	В	Schottky diode (5A 30V)
H		VHEHZ3ALL//-1	AA		B	Diode (1N4148)(33241480)
' ⊢			A C		<u> </u>	Zener diode (HZ3ALL)(33300030) [D3~5,7,8,9,12,23,24,30]
` ├ -		0 GM33352290//	A B	N	В	Diode (IN5229R)
1	64	VHD1SS108//-1	AB		В	Diode (1SS108) [ZD2]
- -	65	0 GM 3 3 3 5 2 5 0 1//	АВ	N	В	Zener diode (IN5250B) [D22]
L	66	0 GM 4 0 1 3 3 5 0 0//	AL	. N	С	1.11
L	67	XBPSD30P06000	A A	* · · · · · · · ·	C	THE CONTRIBUTE SUPPLY
Ĺ	68	0 GM 4 2 2 0 0 0 8 5 //	AA	N	_ c_	Screw (3×6)(41100504)
一厂	69	QCNCM5016SC0B	AA	- 11		Flat W GS ZNH4
-	70	0 GM 5 0 4 0 0 3 6 4//	AC	N		Connector (Fan) (2pin)(50400244) Connector (3pin) [J3]
	71	0 GM 5 0 4 0 2 6 2 7//			С	Connector (Spiri)
\vdash	72	0 GM 5 0 7 0 0 0 0 7	AN	N	С	Connector header SO pin [J2]
-	72	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	AD	N	C	Adaptor jack 2mm SMK (S=G9312)
⊢	73	0 GM 5 1 4 0 0 0 0 6 //	AM	_ N	_ C	SW mini slide C&K : L111 series
	74	0 GM 5 2 1 0 0 0 3 0//	A C	Ň	С	Inductor (100µH)
\vdash	75	0 GM 5 2 1 0 0 1 7 1//	AF	N	С	Choke (28µH L-5020) [L1,4]
- -	<u>76 1</u>	0 GM 5 2 1 1 3 3 5 1//	_ A H	N	C	Common-mode choke [L5]
匸	77	0 GM 5 2 1 1 3 3 5 2//	A M	N		Common mode choke [T1]
L	78 (0 GM 5 2 3 1 3 3 5 3//	ΑQ	N		Common mode choke
L	79 (0 GM 5 2 3 1 3 3 5 4//	AP	Ň	В	7 34 power transformer
1	80 (OGM52313355//	AG	N		- +L+ DUNCI II ZUSIUI II PI
	81 (OGM 5 2 3 1 3 3 5 6//	AT	N		TOWER WARISTORNIER
1	82 (OGM 5 3 1 1 3 3 5 0 //	ΑD		В	Total transformer
	83 (GM 5 7 1 1 3 3 5 0//		N_	A	Fuse (/A 125V)
	84 1	OGM 5 7 1 1 3 3 5 1//	AA	N	С	Wire (190mm)(Orange)
	85 (GM70113351//	AA	N	C	Wire (190mm)(White)
	86 F	7 G W / U I I 3 3 6 I / /	AC	N	В	PWB, for S/S switch & AC adaptor lack (without ports)
_	00 F	COVP6633RCZZ	AB		C	Fuse cap(TUV reguration) for F1 (73133630)
	87 0	GM81000002//	AB	N	C	Insulator TO - 220
	88 0	GM81300012//	AC	N	C	Nylon insulator
	89 P	ZETV1043ACZZ	AE	N		Insulation sheet 4 (25×34)(81400084)
	90 O	GM92133502//	AG	: N	Č i	Battery cable
	91 O	GM92133510//	AC	N		Sattery Cappe
777	92 0	GM92133600//	AW	N		Switch wire ass'y
	93 O	GM991000///	AA	N I		Power cable
_	94 V	CEAEU1AW336M	AA		C I	featsink compound #340
	95 TV	CEAGUIEW476M		N	<u>C</u> (Capacitor (33µF 10V)
			AB		<u> </u>	Capacitor (47 ₄ F 25V) [C30]
H	N V	CSAVUICE 476M	AH .	N	_C _ (Capacitor (47//F 16V)
<u>۔</u>		(Unit)				[C39]
<u> </u>	1T 0	GM1335/////	BZ	N	E F	Power supply unit
6	D.	acking material 8	Λ			- 11

6 Packing material & Accessories

j	<u> </u>	Tacking material	OK AU	CG22	uries	
	NO.	PARTS CODE	PRICE	NEW	PART	
			RANK	MARK	RANK	DESCRIPTION
.	1_	0GM61400728//	AC	N	D	Packing add
Į	2		AA		<u> </u>	Vinyl bag (160×390, vc10c20
L	3	SSAKA0019SCZZ	AA		D	Vinyl bag (160×380mm)(61200873)
L	4	UBATZ1003ACZA	ВА	7	Ā	Vinyl bag (120×180mm)(61200866) Battery (83400012)
Ĺ	5	0 GM 6 1 3 3 6 0 0 3 //	AK	N	- 6 -	Gattay (63400012)
	. 6	0 G M 6 1 3 3 6 0 0 2//	AK	N	D	EPS,accessory (Polyform add)
	- 7	SSAKA0006WCZZ	AB		D	EPS END,Right (Polyform add)
	. 8	0 G M 6 1 3 3 6 0 0 1//	AK	N	D	Vinyl bag (400×500mm)(61200865)
П		0 GM 6 1 5 0 1 0 2 0//	AS	N	D	EPS END,Left (Polyform add)
ŀ		0 GM 6 1 5 0 1 0 1 9 //	AN	- N	D	Packing case series (PC-4641··U,Y)
-1	ä	0 GM 6 1 5 0 1 0 1 7//	AS	N	D	
-1	· .	0 GM 6 1 5 0 1 0 1 6//	AN	N	D	
Т	10		AB		- č	/DC //COA (1.5.5 m = 1.1.1)
Γ	11	SSAKH0011HCZZ	AA	· · · ·	<u> </u>	
Г	12	LPLTP1017ACZZ	AB		Č	Viny! bag (60×140mm)(61200872)
7		0 GM 6 0 3 0 0 1 2 3//	BA	N		Ten plate (60200960)
1.	13	0 GM 6 0 3 0 0 1 2 1//	AX	— <u>N</u>		Operation manual(ENG 3) Operation manual(ENG 1) (H,Q,S,K,E)
-		0 GM 6 0 3 0 0 1 2 2//	BG	- N		Operation manual civil 11
ſ	14	SPAKA1982ACZZ	AE	- 14	- B -	Operation manual ENG 2
Г	15	PCASZ2005HCZA	AC			Packing cushion for inst.book (61200874) (U,Y,H,Q,S,K,E) (U,Y,H,Q,S,K,E)
Г	16	0 GM 6 0 2 0 1 5 3 0//	AC	N_		
T	17	GCASP5017SCZZ	AE	N		Tioppy disk label
-	18	DFLP-1134ACZZ	BF	N		Floppy disk case (73126255)
┢	19	SSAKH0015HCZZ	AA		D D	Diskette 3-1/2" (85100004)
Г	20	0 GM 4 0 1 3 3 6 0 7//	ĀĒ			Vinly bag (180×280mm)(61200867)
	21	0 GM 4 1 1 0 0 6 1 1//	AA	N	C	Modern conn angle(for CE – 451M • 462M)
F	22	0 GM 6 0 2 0 1 5 2 4//	AB	N N	<u> </u>	Screw(for CE-451M-462M) (M3×6)
r		0 GM 6 0 3 0 0 1 2 4//	AG	N	С	Explanation label
ŗ		0 GM 6 0 2 0 1 5 0 9//	AD	N	C	Warranty sheet (Q only)
1	24	0 GM 6 0 2 0 1 5 1 0	AB	N	C	or o rabel(bar code)
T	25	TLABM1338ACZZ	AB	N	C I	CO (Cot Cot Cot Cot Cot Cot Cot Cot Cot Cot
	26	SPAKA5416SCZZ	AB	- IN	C	
\vdash	27	0 GM 6 0 2 0 1 5 2 2//	AC		D I	Handle packing cushion (61400675) (W)
		0 GM 6 1 5 0 1 0 1 8//	AK	N	<u> </u>	Address label
ı	101 -	0 GM 6 1 5 0 1 0 1 5 //		_ N	D 1	
\vdash	-+		AK	N	D I	Master packing carton (PC-4641 only) (PC-4602 only)
_				 .		(FC-4602.0Nly)

6 Packing material & Accessories



7 1	Key top kit		eol a creeocola est cultivat acur egictest a Scr <u>o</u>
NO.	PARTS CODE	PRICE NEW PART RANK MARK RANK	DESCRIPTION

		KANK	MAKK	RANK	DESCRIPTION .
	DUNT-2238ACZZ	_	N	E	CE-460KE Key top kit(English)service parts is not available, only available as sales item
	DUNT-2239ACZZ		N	E	CE-460KF Key top kit(France)service parts is not available, only available as sales item
1	DUNT-2240ACZZ		N	E	CE-460KW Key top kit(Italy,Switzerland)service parts is not available, only available as sales item
1	DUNT-2241ACZZ	<u> — </u>	N	E	CE-460KS Key top kit(Scandinavia)service parts is not available, only available as sales item
	DUNT-2242ACZZ		N	E _	CE-460KM Key top kit(Spain)service parts is not available, only available as sales item

8 Main logic PWB ass'v

NO. PARTS CODE	[8	Main logic PWB	ass'y				
2 V N S - T P 2 B D 1 0 2 1			PRICE				
3 V R S - T P 2 B D 1 0 3 A A C Resistor (1/8W 10Kg) ± 59\$(10010452) [R9.10] 4 V R S - T P 2 B D 1 0 7 A A N C Resistor (1/8W 10Kg) ± 19\$(10010452) [R9.10] 5 V R S - T P 2 B D 1 0 5 J A A C Resistor (1/8W 10Kg) ± 19\$(10010452) [R9.10] 6 V R S - T P 2 B D 1 0 5 J A A C Resistor (1/8W 10Kg) ± 19\$(10010452) [R9.10] 9 V R S - T P 2 B D 1 0 5 J A A C Resistor (1/8W 11Kg) ± 19\$(10010452) [R9.10] 10 V R S - T P 2 B D 1 0 5 J A A C Resistor (1/8W 11Kg) ± 19\$(10010452) [R9.10] 10 V R S - T P 2 B D 1 0 5 J A A C Resistor (1/8W 11Kg) ± 19\$(10010452) [R9.10] 11 V R S - T P 2 B D 1 0 5 J A A C Resistor (1/8W 11Kg) ± 19\$(10010452) [R9.10] 11 V R S - T P 2 B D 1 0 5 J A A C Resistor (1/8W 11Kg) ± 19\$(10010452) [R9.10] 11 V R S - T P 2 B D 1 0 5 J A A C Resistor (1/8W 11Kg) ± 19\$(10010452) [R9.10] 11 V R S - T P 2 B D 1 0 5 J A A C Resistor (1/8W 11Kg) ± 19\$(10010452) [R9.10] 11 V R S - T P 2 B D 1 0 5 J A A C Resistor (1/8W 11Kg) ± 19\$(10010452) [R9.10] 12 V R S - T P 2 B D 1 0 7 J A A C Resistor (1/8W 11Kg) ± 19\$(10010452) [R9.10] 13 V R S - T P 2 B D 1 7 J A A C Resistor (1/8W 11Kg) ± 19\$(10010452) [R9.10] 14 V R S - T P 2 B D 1 7 J A A C Resistor (1/8W 11Kg) ± 19\$(10010452) [R9.10] 15 V R S - T P 2 B D 1 7 J A A C Resistor (1/8W 11Kg) ± 19\$(10010452) [R9.10] 16 V R S - T P 2 B D 1 7 J A A C Resistor (1/8W 11Kg) ± 19\$(100104752) [R9.10] 16 V R S - T P 2 B D 1 7 J A A C Resistor (1/8W 11Kg) ± 19\$(100104752) [R9.10] 17 V R S - T P 2 B D 1 7 J A A C Resistor (1/8W 11Kg) ± 19\$(100104752) [R9.10] 18 V R S - T P 2 B D 1 7 J A A C Resistor (1/8W 11Kg) ± 19\$(100104752) [R9.10] 19 V R S - T P 2 B D 1 7 J A A C Resistor (1/8W 11Kg) ± 19\$(100104752) [R9.10] 10 V R S - T P 2 B D 1 7 J A A C Resistor (1/8W 11Kg) ± 19\$(100104752) [R9.10] 10 V R S - T P 2 B D 1 7 J A A C Resistor (1/8W 11Kg) ± 19\$(100104752) [R9.10] 10 V R S - T P 2 B D 1 7 J A A C Resistor (1/8W 11Kg) ± 19\$(100104752) [R9.10] 10 V R S - T P 2 B D 1 7 J A A C Resistor (1/8W 11Kg) ± 19\$(100104752) [R9.10] 10 V R S - T P 2 B D 1 7 J A A C Resistor (L					Resistor (1/8W 10Ω ±5%)(10010052)	
4 V R S = T P 2 BD 1 0 4 F	\vdash					Resistor(1/8W 1.0K Ω ±5%)(10010252)	
6 V R S - T P 2 B D 1 0 4 A A C Resistor (I/SW 100K) = 55K)(10010452) R14.31.41 3 V R S - T P 2 B D 1 1 5 2 A A C Resistor (I/SW 100K) = 55K)(10010522) R21.24.72.44.81 3 V R S - T P 2 B D 1 5 2 A A C Resistor (I/SW 100K) = 55K)(10010522) R21.24.72.44.81 3 V R S - T P 2 B D 1 5 2 A A C Resistor (I/SW 15K) = 55K)(10010522) R23.73.44.81 3 V R S - T P 2 B D 3 3 3 A A C Resistor (I/SW 15K) = 55K)(10010522) R23.73 3 V R S - T P 2 B D 3 3 3 A A N C Resistor (I/SW 25K) = 25K)(10003222) R23.73 3 V R S - T P 2 B D 3 3 3 A A C R23.73 R23.7	-⊨			- KI		Resistor (1/8W 10KΩ ±5%)(10010352)	
7	-			I IN		Resistor (1/8W 100KD ±50()(10010412)	
S	\vdash						
9 V R S - T P 2 B D 1 5 3 J A A C Resistor (1/W 15Kn . ±59%)(10016352) R77,19				-		Resistor (1/8W 1.5KQ ±5%)(10015252)	
16 V R S - T P 2 B D 2 2 2 J A A C Resister (1/RW 2/RG ±15%)(10026252) R17.19 11 V R S - T P 2 B D 3 3 3 F A A A N C Resister (1/RW 3/RG ±15%)(10036312) R12 12 V R S - T P 2 B D 3 3 3 F A A A N C Resister (1/RW 3/RG ±15%)(10036312) R12 13 V R S - T P 2 B D 3 3 3 J A A C Resister (1/RW 3/RG ±15%)(10036332) R13 14 V R S - T P 2 B D 3 3 3 J A A C Resister (1/RW 3/RG ±15%)(10036332) R13 15 V R S - T P 2 B D 3 5 3 J A A C Resister (1/RW 3/RG ±15%)(10036352) R13 16 V R S - T P 2 B D 3 5 0 J A A C Resister (1/RW 3/RG ±15%)(10036252) R13 17 V R S - T P 2 B D 4 7 4 J A A C Resister (1/RW 3/RG ±15%)(10056352) R13 18 V R S - T P 2 B D 5 6 0 J A A C Resister (1/RW 4/RG ±15%)(10056352) R13 19 V R S - T P 2 B D 5 6 0 J A A C Resister (1/RW 4/RG ±15%)(10056352) R13 19 V R S - T P 2 B D 5 6 3 J A A C Resister (1/RW 5/RG ±15%)(10056352) R13 19 V R S - T P 2 B D 5 6 3 J A A C Resister (1/RW 5/RG ±15%)(10056352) R23 10 V R S - T P 2 B D 5 6 3 J A A C Resister (1/RW 5/RG ±15%)(10056352) R23 10 V R S - T P 2 B D 5 6 3 J A A C Resister (1/RW 5/RG ±15%)(10056352) R23 10 V R S - T P 2 B D 5 6 3 J A A C Resister (1/RW 5/RG ±15%)(10056352) R23 10 V R S - T P 2 B D 5 6 3 J A A C Resister (1/RW 5/RG ±15%)(10056352) R23 10 V R S - T P 2 B D 5 6 3 J A A C Resister (1/RW 5/RG ±15%)(10056352) R23 10 V R S - T P 2 B D 5 6 3 J A A C Resister (1/RW 5/RG ±15%)(10056352) R23 10 V R S - T P 2 B D 5 6 3 J A A C Resister (1/RW 5/RG ±15%)(10056352) R24 11 V R S - T P 2 B D 5 6 3 J A A C Resister (1/RW 5/RG ±15%)(10056352) R24 12 V R S - T P 2 B D 5 6 3 J A A C R25 13 V R D - R C 2 F V D D 1 A A C R25 14 V R D - R C 2 F V D D 1 A A C R25 15 V R D - R C 2 F V D D 1 A A C R25 16 V R D - R C 2 F V D D 1 A A C R25 17 V R D - R C 2 F V D D 1 A A C R25 18 V R D - R C 2 F V D D 1 A A C R25 19 V R D - R C							
11 V R S - T P 2 BD 3 0 3 F		10 VRS-TP2BD222J	AA	l	С	Resistor (1/8W 2.2KQ ±5%)(10022252)	
13 V R S - T P 2 B D 3 3 3 A A C Resistor (1/8W 35KQ ±55KQ10033352) R13						Resistor (1/8W 30KΩ ±1%)(10030312)	
14 V.R.S T.P. 2 B.D. 3 P. 2 A.A. C. Resistor (1/8W 39KG ±55%)(10099252) R.B.O.35.64 15 V.R.S T.P. 2 B.D. 4 7 J. J. A.A. C. Resistor (1/8W 470 ±55%)(100947152) R.B.O.35.64 16 V.R.S T.P. 2 B.D. 4 7 J. J. A.A. C. Resistor (1/8W 4700 ±55%)(100947152) R.B.O.35.64 18 V.R.S T.P. 2 B.D. 5 6 J. J. A.A. C. Resistor (1/8W 4700 ±55%)(10096052) R.B. 1 18 V.R.S T.P. 2 B.D. 5 6 J. J. A.A. C. Resistor (1/8W 560 ±55%)(10056052) R.B. 1 19 V.R.S T.P. 2 B.D. 5 6 J. J. A.A. C. Resistor (1/8W 560 ±55%)(10056052) R.B. 2 19 V.R.S T.P. 2 B.D. 5 6 J. J. A.A. C. Resistor (1/8W 560 ±55%)(10056052) R.B. 2 19 V.R.S T.P. 2 B.D. 5 6 J. J. A.A. C. Resistor (1/8W 560 ±55%)(10056052) R.B. 2 19 V.R.S T.P. 2 B.D. 5 6 J. J. A.A. C. Resistor (1/8W 560 ±55%)(10056052) R.B. 2 19 V.R.S T.P. 2 B.D. 5 6 J. J. A.A. C. Resistor (1/8W 560 ±55%)(10056052) R.B. 2 19 V.R.S T.P. 2 B.D. 5 6 J. J. A.A. C. Resistor (1/8W 560 ±55%)(10056052) R.B. 2 19 V.R.S T.P. 2 B.D. 5 6 J. J. A.A. C. Resistor (1/8W 560 ±55%)(10056052) R.B. 2 19 V.R.S T.P. 2 B.D. 5 6 J. J. A.A. C. Resistor (1/8W 560 ±55%)(10056052) R.B. 2 19 V.R.S T.P. 2 B.D. 5 6 J. J. A.A. C. Resistor (1/8W 560 ±55%)(10056052) R.B. 2 19 V.R.S T.P. 2 B.D. 5 6 J. J. A.A. C. Resistor (1/8W 560 ±55%)(10056052) R.B. 2 19 V.R.S T.P. 2 B.D. 5 6 J. J. A.A. C. Resistor (1/8W 560 ±55%)(10056052) R.B. 2 19 V.R.S T.P. 2 B.D. 5 6 J. J. A.A. C. Resistor (1/8W 560 ±55%)(10056052) R.B. 2 19 V.R.S T.P. 2 B.D. 5 6 J. J. A.A. C. Resistor (1/8W 560 ±55%)(10056052) R.B. 2 19 V.R.S T.P. 2 B.D. 5 6 J.J. A.A. C. Resistor (1/8W 560 ±55%)(10056052) R.B. 2 19 V.R.S T.P. 2 B.D. 5 6 J.J. A.A. C. Resistor (1/8W 560 ±55%)(10056052) R.B. 2 19 V.R.S T.P. 2 B.D. 5 6 J.J. A.A. C. R.B. 5 B.B. 8 19 V.R.S T.P. 2 B.D. 5 6 J.J. A.A. C. R.B. 5 B.B. 1 B.B. 2 B.B. 2 B.B. 2 B.B.	╙			N		Resistor (1/8W 33KΩ ±1%)(10033312)	[R12]
15 V.R. S T. P. 2 B. D. 4 7 0	-			ļ		Resistor (1/8W 33KΩ ±5%)(10033352)	[R13]
15 V.R. S. T. P. 2 B. D. 4 7 1							
17 V R S - T P 2 B D 4 7 4 J	\vdash			 		Resistor (1/8W 4/11 ±5%)(1004/052)	
18 V R S - T P 2 B D 5 6 0 J	\vdash					Resistor (1/8W 470t0 ±5%)(1004/132)	
19 V R S - T P 2 B D 5 6 2 J	_					Resistor (1/8W 560, ±5%)(10047452)	
VR S = T P Z B D S 6 3 J						Resistor (1/8W 5.6KΩ ±5%)(10056252)	
V R S - T P 2 B D 5 6 3 J		VOC-TDORDEGG I				Resistor(1/8W 56KΩ ±5%)(10056352)	
21 V R S - T P 2 B D 6 6 3 J	L	VRS-TP2BD563J				Resistor(1/8W 56K Ω ±5%)(10056352)(PC-4641 only)	
2						Resistor (1/8W 68KΩ ±5%)(10068352)	
Y R D − R C Z E Y 0 0 0 J	1					Resistor (1/4W 0Ω ±5%)(10900052)	[J1]
23 RMPTC 4 1 0 2 C C J B	Ī			<u> </u>			
A	-			7.1.3			
25 R M P T C 4 1 5 2 C C J B				NI		Resistor array (1811×4 1/8W ±5%)(14010253)	
Ele RMP T C 8 4 7 2 Q C J B	-					Resistor farray (12KDX / 1/8W ±5%)(14U12355)	
RMPT C 4 4 7 2 Q C J B							
28 RMP T C 4 5 6 3 Q C J B		27 RMPTC4472QCJB					
28 RMP T C 4.5 6 3 Q C J B		28 RMPTC 8 5 6 3 QCJB	A C		В	Resistor array bus (S) (56KΩ×8 1/8W ±5%)(14056251)	
31 V C C C T S I H H I 1 0 J							
32 V C K Y T S H B 10 2 K	Ŀ						[RN4,5,9,11]
33 V C K Y T S H B 1 0 3 K A A N C Capacitor (0.01 L F) (C57,10,11,16,17,21,29,33,34,35,37,44) 34 0 G M 2 0 2 1 0 4 8 6 // A C N C Capacitor (0.1 L F) (C57,10,11,16,17,21,29,33,34,35,37,44) 35 V C C C T S I H H 1 5 0 J A A N C Capacitor (0.1 L F) (PC - 4641 only) (C13) 35 V C C C T S I H H 1 8 0 J A A N C Capacitor (18 L F) (18 L F) (18 L F) (18 L F) (18 L F) (C13) 35 V C C C T S I H H 1 2 0 J A A N C Capacitor (18 L F) (18 L F) (18 L F) (18 L F) (C18) 37 V C C C T S I H H 1 2 0 J A A N C Capacitor (18 L F) (18 L F) (18 L F) (18 L F) (C28) 38 V C C C T S I H H 3 3 0 J A A N C Capacitor (18 L F) (18 L F) (18 L F) (C28) (C28) 39 V C C C T S I H H 3 3 0 J A A N C Capacitor (38 L F) (18 L F) (18 L F) (C18, 18 L F	<u>-</u>					Capacitor (10pF 50V)(20210021)	
O.G.M. 2 O. 2 1 0 4 8 6	⊢	32 V C K V T C 1 U D 1 0 3 K					
O G M 2 0 2 1 0 4 8 6 // A C		0 CM 2 0 2 1 0 4 8 6 / /					
36 V C C C T S 1 H H J S O J							
36 V C C C T S 1 H H 1 2 0 J							
Section Sect							
V C C C T S 1 H H 4 7 0 J							
V C C C T S 1 H H 4 7 0 J							
V C C C T S 1 H H 4 7 0 J	\vdash			N N			
40 R C - K Z 1 0 5 4 C C Z Z A B							
41 V C E A E U 1 HW 1 0 5 M							
42 V C E A E A 1 C W 1 0 6 M				N			
43 0 GM 3 0 2 7 4 3 8 3 // AE N B IC (74LS38) [U33,36] 44 V H I T C 4 S 7 1 F / - 1 A C B IC (TC4S71F)(30640713) [U26] 45 V H I T C 4 S 8 1 F / - 1 A C B IC (TC4S81F)(30640810) [U23] 46 V H I M 4 4 6 4 - 1 2 P Z A U N B IC (M4464 - 12PZ)(30704642) [U1~15,17~21,41~44] 47 V H I L U 5 7 8 4 4 P - 1 A U N B IC (LU57844P)(30857840) [U24] 48 0 GM 3 0 8 7 0 2 0 1 // BU B U N B IC (LU57844P)(30857840) [U34] 49 0 GM 3 0 8 8 2 5 0 3 // BK B K N B IC (E02C50A) [U34] 49 0 GM 3 0 8 8 2 5 0 3 // BK B K N B IC (E02C50A) [U46] 50 V H I L Z 9 5 H 1 2 / - 1 B A N B IC (E02C50A) [U46] 50 V H I L Z 9 3 J 2 1 / - 1 B C N B IC (L295H212)(30913361) [U45] 51 V H I C 8 5 6 6 F / - 1 B B B IC (L293L21)(30913361) [U35] 53		42 VCEAEA1CW106M					
44 V H i T C 4 S 7 1 F / - 1 A C B IC (TC4S71F)(30640810) [U23] 45 V H i T C 4 S 8 1 F / - 1 A C B IC (TC4S81F)(30640810) [U23] 46 V H i M 4 4 6 4 - 1 2 P Z A U N B IC (M4464 - 12PZ)(30704642) [U1~15,17~21,41~44] 47 V H i L U 5 7 8 4 4 P - 1 A U N B IC (LU57844P)(30857840) [U24] 48 0 GM 3 0 8 7 0 2 0 1 / / BU BU N B IC (UPD70208~10) [U34] 49 0 GM 3 0 8 8 2 5 0 3 / / BK N B IC (S2C50A) [U46] 50 V H i L Z 9 5 H 1 2 / - 1 BA N B IC (LZ95H12)(30913360) [U34] 51 V H i L Z 9 3 J 2 1 / - 1 BC N B IC (LZ95H12)(30913361) [U45] 52 V H i T C 8 5 6 6 F / - 1 B B B IC (TC8566F)(30927940) [U35] 54 0 GM 3 1 5 1 4 8 9 4 / AQ N B IC (14C89A) [U39] 55 V H i B A 6 2 5 1 A F - 1 AE N B TR.Array (BA6251F)(31862510) [U16,47,48] 56				N		IC (74L\$38)	
46 V H i M 4 4 6 4 - 1 2 P Z A U N B IC(M4464 - 12PZ)(30704642) [U1~15,17~21,41~44] 47 V H i L U 5 7 8 4 4 P - 1 A U N B IC (LU57844P)(30857840) [U24] 48 0 G M 3 0 8 7 0 2 0 1 // B U N B IC (UPD70208~10) [U34] 49 0 G M 3 0 8 8 2 5 0 3 // B K N B IC (E2C50A) [U46] 50 V H i L Z 9 5 H 1 2 /-1 B A N B IC (LZ95H12)(30913360) [U25] 51 V H i L Z 9 3 J 2 1 /-1 B C N B IC (LZ95J21)(30913361) [U45] 52 V H i T C 8 5 6 6 F /-1 B B B IC (TC8566F)(30927940) [U35] 53 0 G M 3 1 5 1 4 8 8 6 // A Q N B IC (14C88) [U40] 54 0 G M 3 1 5 1 4 8 9 4 // A Q N B IC (14C89A) [U39] 55 V H i B A 6 2 5 1 A F - 1 A E N B TR.Array (BA6251F)(31862510) [U16,47,48] 56 0 G M 3 1 9 0 4 3 1 1 // A F N B IC (TL431C) [U25]	L						[U26]
47 V H i L U 5 7 8 4 4 P - 1 A U N B IC (LU57844P)(30857840) [U24] 48 0 G M 3 0 8 7 0 2 0 1 // B U N B IC (UPD70208-10) [U34] 49 0 G M 3 0 8 8 2 5 0 3 // B K N B IC (UPD70208-10) [U46] 50 V H i L Z 9 5 H 1 2 / -1 B K N B IC (E2C50A) [U46] 51 V H i L Z 9 3 J 2 1 / -1 B C N B IC (LZ93J21)(30913360) [U29] 52 V H i T C 8 5 6 6 F / -1 B B B B IC (IC856F)(30927940) [U35] 53 0 G M 3 1 5 1 4 8 8 6 // A Q N B IC (14C88) [U40] 54 0 G M 3 1 5 1 4 8 9 4 // A Q N B IC (14C89A) [U39] 55 V H i B A 6 2 5 1 A F - 1 A E N B TRAYRAY (BA6251F)(31862510) [U16,47,48] 56 0 G M 3 1 9 0 4 3 1 1 // A F N B IC (TL431C) [U25] 57 V S 2 S C 2 0 2 1 1 A B B Transistor (2SC2021)(32120210) [Q3] 58 V H D 1 S S 1 0 8 // - 1 A B B Di	\perp			,			
48 0 GM 3 0 8 7 0 2 0 1 // BU N B IC (UPD70208-10) [U34] 49 0 GM 3 0 8 8 2 5 0 3 // BK N B IC (82C50A) [U46] 50 V H i L Z 9 5 H 1 2 / - 1 BA N B IC (LZ95H12)(30913360) [U29] 51 V H i L Z 9 3 J 2 1 / - 1 BC N B IC (LZ93J21)(30913361) [U45] 52 V H i T C 8 5 6 6 F / - 1 BB B B IC (T68566F)(30927940) [U35] 53 0 GM 3 1 5 1 4 8 8 6 // AQ N B IC (14C89A) [U40] 54 0 GM 3 1 5 1 4 8 9 4 // AQ N B IC (14C89A) [U39] 55 V H i B A 6 2 5 1 A F - 1 AE N B TR.Array (BA6251F)(31862510) [U16,47,48] 56 0 GM 3 1 9 0 4 3 1 1 // AF N B IC (TL431C) [U25] 57 V S 2 S C 2 0 2 1 - / - 1 AB B Transistor (2SC2021)(32120210) [03] 58 0 GM 3 2 1 2 7 1 2 0 // AB N B Transistor (2SC2021)(32120210) [03] 59 V H D D S S 1 3 3 H V - 1 AB B B Diode (1SS108)(33001080) [D1~3] 60 V H D D S S 1 3 3 H V - 1 AA B B Diode (1SS133)(33001330) [D1~3] 61 V H i 2 7 C 5 1 AA A 0 A B F N B IC EP ROM (27C51AAA0A)(U,Y,S,K,E) [U22]	\vdash						
49 0 G M 3 0 8 8 2 5 0 3 3 // B K B K N B IC (82C50A) [U46] 50 V H i L Z 9 5 H 1 2 / - 1 B A N B IC (LZ95H12)(30913360) [U29] 51 V H i L Z 9 3 J 2 1 / - 1 B C N B IC (LZ95H12)(30913361) [U45] 52 V H i T C 8 5 6 6 F / - 1 B B B IC (TE8566F)(30927940) [U35] 53 0 G M 3 1 5 1 4 8 8 6 / / A Q N B IC (14C88A) [U35] 54 0 G M 3 1 5 1 4 8 9 4 / A Q N B IC (14C89A) [U39] 55 V H i B A 6 2 5 1 A F - 1 A E N B TR.Array (BA6251F)(31862510) [U16,47,48] 56 0 G M 3 1 9 0 4 3 1 1 / A F N B IC (TL431C) [U25] 57 V S 2 S C 2 0 2 1 - / - 1 A B B Transistor (2SC2021)(32120210) [U32] 58 0 G M 3 2 1 2 7 1 2 0 / A B A B N B XTOR SMD IC (100MA HFE=10D C2712Y) [Q1,23] 59 V H D 1 S S 1 0 8 / - 1 A B B Diode (1SS108)(33001080) [D4~9] 60 V H D D S S 1 3 3 H V - 1 A A B Diode (1SS133)(33001330) [D1~3] 61 V H i 2 7 C 5	\vdash						
50 V H i L Z 9 5 H 1 2 / - 1 B A N B IC (LZ95H12)(30913360) [U29] 51 V H i L Z 9 3 J 2 1 / - 1 B C N B IC (LZ93J21)(30913361) [U45] 52 V H i T C 8 5 6 6 F / - 1 B B B IC (TC8566F)(30927940) [U35] 53 0 G M 3 1 5 1 4 8 8 6 / A A Q N B IC (14C88) [U45] 54 0 G M 3 1 5 1 4 8 9 4 / A A Q N B IC (14C89A) [U39] 55 V H i B A 6 2 5 1 A F - 1 A E N B TR.Array (BA6251F)(31862510) [U16,47,48] 56 0 G M 3 1 9 0 4 3 1 1 / A A F N B IC (TL431C) [U25] 57 V S 2 S C 2 0 2 1 - / - 1 A B B Transistor (2SC2021)(32120210) [U35] 58 0 G M 3 2 1 2 7 1 2 0 / A A B N B XTOR SMD IC (100MA HFE=10D C2712Y) [Q1,2] 59 V H D 1 S S 1 0 8 / - 1 A B B B Diode (1SS108)(33001080) [D4~9] 60 V H D D S S 1 3 3 H V - 1 A A B Diode (1SS133)(33001330) [U22]	\vdash						
51 V H i L Z 9 3 J 2 1 / - 1 B C N B IC (LZ93J21)(30913361) [U45] 52 V H i T C 8 5 6 6 F / - 1 B B B IC (TC8566F)(30927940) [U35] 53 0 G M 3 1 5 1 4 8 8 6 / A Q N B IC (14C88) [U40] 54 0 G M 3 1 5 1 4 8 9 4 / A Q N B IC (14C89A) [U39] 55 V H i B A 6 2 5 1 A F - 1 A E N B TR.Array (BA6251F)(31862510) [U16,47,48] 56 0 G M 3 1 9 0 4 3 1 1 / A F N B IC (TL431C) [U25] 57 V S 2 S C 2 0 2 1 - / - 1 A B B B Transistor (2SC2021)(32120210) [U25] 58 0 G M 3 2 1 2 7 1 2 0 / A B N B XTOR SMD IC (100MA HFE=10D C2712Y) [Q1,2] 59 V H D 1 S S 1 0 8 / - 1 A B B Diode (1SS108)(33001080) [D1~3] 60 V H D D S S 1 3 3 H V - 1 A A B Diode (1SS133)(33001330) [D1~3] 61 V H i 2 7 C 5 1 A A A 0 A B F N B IC EP ROM (27C51AAA0A)(U,Y,S,K,E) [U22]	H						
52 V H i T C 8 5 6 6 F / - 1 B B B IC (TC8566F)(30927940) [U35] 53 0 G M 3 1 5 1 4 8 8 6 / AQ N B IC (14C88) [U40] 54 0 G M 3 1 5 1 4 8 9 4 / AQ N B IC (14C89A) [U39] 55 V H i B A 6 2 5 1 A F - 1 A E N B TR.Array (BA6251F)(31862510) [U16,47,48] 56 0 G M 3 1 9 0 4 3 1 1 / A A F N B IC (TL431C) [U25] 57 V S 2 S C 2 0 2 1 - / - 1 A B B B Transistor (2SC2021)(32120210) [U25] 58 0 G M 3 2 1 2 7 1 2 0 / AB A B N B XTOR SMD iC (100MA HFE=10D C2712Y) [Q1,2] 59 V H D 1 S S 1 0 8 / - 1 A B B Diode (1SS108)(33001080) [D4~9] 60 V H D D S S 1 3 3 H V - 1 A A B Diode (1SS133)(33001330) [D1~3] 61 V H i 2 7 C 5 1 A A A 0 A B F N B IC EP ROM (27C51AAA0A)(U,Y,S,K,E) [U22]		51 VHILZ93J21/-1					
53 0 G M 3 1 5 1 4 8 8 6 // AQ N B IC (14C88) [U40] 54 0 G M 3 1 5 1 4 8 9 4 // AQ N B IC (14C89A) [U39] 55 V H i B A 6 2 5 1 A F - 1 AE N B TR.Array (BA6251F)(31862510) [U16,47,48] 56 0 G M 3 1 9 0 4 3 1 1 // AF N B IC (TL431C) [U25] 57 V S 2 S C 2 0 2 1 -/ -1 AB B B Transistor (2SC2021)(32120210) [Q3] 58 0 G M 3 2 1 2 7 1 2 0 // AB N B XTOR SMD IC (100MA HFE=10D C2712Y) [Q1,2] 59 V H D 1 S S 1 0 8 // -1 AB B Diode (1SS108)(33001080) [D4~9] 60 V H D D S S 1 3 3 H V -1 AA B Diode (1SS133)(33001330) [D1~3] 61 V H i 2 7 C 5 1 AAA 0 A BF N B IC EP ROM (27C51AAA0A)(U,Y,S,K,E) [U22]							
55 V H i B A 6 2 5 1 A F - 1 A E N B TR.Array (BA6251F)(31862510) [U16,47,48] 56 0 G M 3 1 9 0 4 3 1 1 // A F N B IC (TL431C) [U25] 57 V S 2 S C 2 0 2 1 -/ -1 A B B Transistor (2SC2021)(32120210) [03] 58 0 G M 3 2 1 2 7 1 2 0 // A B N B XTOR SMD iC (100MA HFE=10D C2712Y) [01,2] 59 V H D 1 S S 1 0 8 // -1 A B B B Diode (1SS108)(33001080) [D4~9] 60 V H D D S S 1 3 3 H V -1 A A B Diode (1SS133)(33001330) [D1~3] 61 V H i 2 7 C 5 1 A A A 0 A B F N B IC EP ROM (27C51AAA0A)(U,Y,S,K,E) [U22]							
56 0 GM 3 1 9 0 4 3 1 1 // AF N B IC (TL431C) [U25] 57 V S 2 S C 2 0 2 1 -/ -1 AB B Transistor (2SC2021)(32120210) [Q3] 58 0 GM 3 2 1 2 7 1 2 0 // AB N B XTOR SMD IC (100MA HFE=10D C2712Y) [Q1,2] 59 V H D 1 S S 1 0 8 // -1 AB B Diode (1SS108)(33001080) [D4~9] 60 V H D D S S 1 3 3 H V - 1 AA B Diode (1SS133)(33001330) [D1~3] 61 V H i 2 7 C 5 1 AAA 0 A BF N B IC EP ROM (27C51AAA0A)(U,Y,S,K,E) [U22]	<u> </u>						
57 V S 2 S C 2 0 2 1 -/-1 A B B Transistor (2SC2021)(32120210) [03] 58 0 GM 3 2 1 2 7 1 2 0 // A B A B N B XTOR SMD iC (100MA HFE=10D C2712Y) [01,2] 59 V H D 1 S S 1 0 8 // - 1 A B B Diode (1SS108)(33001080) [D4~9] 60 V H D D S S 1 3 3 H V - 1 A A B Diode (1SS133)(33001330) [D1~3] 61 V H i 2 7 C 5 1 A A A 0 A B F N B IC EP ROM (27C51AAA0A)(U,Y,S,K,E) [U22]	\vdash			$\overline{}$			
58 0 GM 3 2 1 2 7 1 2 0 // AB N B XTOR SMD IC (100MA HFE=10D C2712Y) [01,2] 59 V H D 1 S S 1 0 8 // - 1 AB B Diode (1SS108)(33001080) [D4~9] 60 V H D D S S 1 3 3 H V - 1 AA B Diode (1SS133)(33001330) [D1~3] 61 V H i 2 7 C 5 1 AAA 0 A B F N B IC EP ROM (27C51AAA0A)(U,Y,S,K,E) [U22]	-			IA -			
59 V H D 1 S S 1 0 8 // - 1 A B B Diode (1SS108)(33001080) [D4~9] 60 V H D D S S 1 3 3 H V - 1 A A B Diode (1SS133)(33001330) [D1~3] 61 V H i 2 7 C 5 1 A A A 0 A B F N B IC EP ROM (27C51AAA0A)(U,Y,S,K,E) [U22]	1			<u>N</u>			
60 V H D D S S 1 3 3 H V - 1 A A B Diode (1SS133)(33001330) [D1~3] 61 V H i 2 7 C 5 1 A A A 0 A B F N B IC EP ROM (27C51AAA0A)(U,Y,S,K,E) [U22]	\vdash						
61 V H i 2 7 C 5 1 A A A O A B F N B IC EP ROM (27C51AAAOA)(U,Y,S,K,E) [U22]							
		61 VHI27C51AAA0A			В	IC EP ROM (27C51AAAOA)(U.Y.S.K.E)	
	L	<u>~~ V H i 2 7 C 5 1 A A A 1 A</u>	BF	N	В	IC EPROM (27C51AAA1A)(G,H,Q,W)	

8 Main logic PWB ass	8 N	lain	logic	PWB	ass'y
----------------------	-----	------	-------	-----	-------

[8] N	lain logic PWB a	SS y			
		PRICE	NEW	PART	DESCRIPTION
NO.	PARTS CODE		MARK	RANK	[U27]
62	OGM37641253//	AG	N	B	IC (74HC125) [U32]
63	OGM37641573//	AG	N_	В	IC (74HC157) [U31]
64	0 G M 3 7 6 7 4 0 0 3 //	A F	N	B	IC (74HC00) [U30,37]
65	0 GM 3 7 6 7 4 D 4 3 //	ΑE	N	В	IC (74HC04) [U38]
66	0 GM37674323//	A F	N	В	IC (74HC32) [CN6(KEYB)]
67	0 G M 5 0 1 0 2 5 0 0 //	AK	N	С	CONN Edge 1×25 header [U22]
- 68	Q S O C Z 6 4 2 8 A C Z Z	A E		С	IC socket 28P (50202802)
60	Q S O C Z 6 4 4 0 A C Z Z	AG		С	IC socket 40pin LOW profile (30204303) [CN12(SIO)]
70	0 G M 5 0 3 0 0 9 1 7//	A K	N	<u> </u>	Connector (DB9M) [CN9(EXT FDL)CN10(PRINTER)]
71	0 GM 5 0 3 0 2 5 1 8//	AN	N_	C	Connector (25ph) (50400344) [CN2(SW)SN3(SPKR)]
72	QCNCM5016SC0B	A A		C	Connector header(zpin) (30400247) [CN4(LED)]
73	QCNCM5016SC0F	A B		c_	Connector 1×6 ST Header (6pin)(50400664)
74	QCNCM2303SCOH	AB			
75	0 GM 5 D 4 O 1 4 1 4 //	A D	N	C	Connector header STR 14pin [CN5(PSU)]
76	0 GM 5 0 4 0 2 6 2 5//	ΑE	N	C	Connector header STR 26pin [CN17(EMS)]
 / 	0 GM 5 0 4 0 3 4 3 3//	AM	N	C	Connector 2×17 header pan type [CN13(MODEM)]
78	0 GM 5 0 4 0 3 4 3 4 //	AQ	N	C	Connector headerRT 2×17 shounded [CN3(MODEM)] [CN8(FDD)]
78	0 GM 5 0 4 0 3 4 3 5//	ÁF	N	<u> </u>	Connector 2×17 header [CN14(HDD)] [CN14(HDD)]
79	QCNCM2346SC4J	ΑL			Connector 2×17 reades Connector HDR 2x20(40pin)(50404022)(PC -4641 only) [CN14(HDD)] [CN14(HDD)]
80	QCNCM00NSSC50	AM		T C	Connector 2X25 header (50pin)(504050207
81	QCNCM1120AC9F	ΑQ			Connector (96pin)(50409605) [SW1]
82	QSW-Z1069ACZZ	AG		В	Switch,DIP (51505001) [X5]
83	RCRSQ2044HCZZ	AH		В	Crystal (16MHz)(55100001) [X3]
84	RCRSP1039CCZZ	AG		В	Crystal (32.768KHz)(55100023) [X4]
85		A M	\top N	B	Crystal (20MHz) [X6]
86	RCRSQ1017ACZZ	AP	+	В	Crystal (1.8432MHz)(55100131) [X1]
87	RCRSQ1017A022	AH	T -	В	Crystal (14.31818MHz)(55114318) [X1]
	R C R S Q 2 0 4 5 H C Z Z R C R S P 1 0 3 4 A C Z Z	AD	 	В	Ceramic OSC (3.84MHz)(55200042)
89	RCRSP 1 U 3 4 A C Z Z		+		(PC -4602 ·· U,Y,S,K,E)
L	(Unit) DUNTK 2 2 9 6 R H Z Z	**	N	E	Main logic PWB ass'y
1	DUNIKZZYOKHZZ	**	$+\frac{\dot{n}}{N}$	TE_	Main logic PWB ass'y (PC - 4602 · GW)
1	DUNTK 2 2 9 5 R H Z Z	**	 N	E	Main logic PWB ass'y (PC - 4641 · II Y S.K.F.)
901	DUNTK 2 3 3 3 R H Z Z	**	$+\ddot{\mathbf{n}}$	E	Main logic PWB ass'y (PC -4641 : HO)
1	DUNTK 2 2 9 4 R H Z Z	- * *	+ N -	TE	Main logic PWB ass'y (PC - 4641 · G.W)
-	DUNTK 2 2 5 3 RHZZ	**	$+\frac{n}{N}$	E	Main logic PWB ass'y
L	DUNTK2332RHZZ	+ + + +		T	
<u> </u>		+			
					
L				+-	

9 CE-451A CRT adaptor board(USA··standard,others··option)

NO.	PARTS CODE	PRICE	NEW MARK	PART RANK	DESCRIPTION	
		AE		С	Angle	
<u> </u>	LANGT1156ACZZ	AA		С	Screw	
2	L X - B Z 1 1 4 1 C C Z Z	+ AL	N	C	Plate spring	
3	MSPRP1007ACZZ	AC		C	9P cap	[J1]
4	PCAPHIOIZACZZ	AB		В	Connector(short pin)(3pin)	
5	QCNCM1060AC03 QCNCW1057ACZZ	AB		С	Connector(short socket)	[CN2]
6	OCNEWIUS / ROZZ	AK		C	Connector(9pin)	[CN1]
$-\frac{7}{2}$	QCNCW1119AC0 i	AV		C	Connector(50pin)	[C4~9]
8	Q C N C W 2 4 1 5 R C 5 J R C - K Z 1 0 5 4 C C Z Z	AB		C	Capacitor (50WV 0.1µF)	[B1~7]
9	RC-KZ1034CCZZ	AC		Ç	Core	[X2]
10	RCORF6632RCZZ RCRSQ2045HCZZ	AH		В	Crystal (14.31818MHz)	[X1]
<u>_11</u>	RCRSQ2045HCZZ	TAH-	1	B	Crystal (16.257MHz)	[C10~13]
12	RCRSQ2040H0ZZ	AA		C	Capacitor (50WV 15pF)	[C3,14~16]
13	VCCCPU1HH150J VCKYPU1HB102K	AA		C	Capacitor (50WV 1000pF)	[C1,2]
14	VCSAVUIAE336M	AD		С	Capacitor (10WV 33µF)	[IC2]
15	VHILZ93D13/-1	A Q		В	IC (LZ93D13)	[IC3]
16	VHILZ93D137	BE		В	IC (SC4720)	[IC4,5]
1/	VHISC4720//-1 VHITC5563-15L	ΑU		В	IC (TC5563-15L)	[106]
18	VHIT74LS244-C	AK	†——	В	IC (T74LS244)	[IC1]
19	VH 1 5 7 1 2 8 A A A O B	BF		В	IC (57128AAAOB)	[R1]
29	VRD-RC2EY103J	AA		C	Resistor (1/4W 10KΩ ±5%)	[R2]
$\frac{2}{2}$	VRD-RC2EY470J	AA		Т <u>с</u> _	Resistor (1/4W 47Ω ±5%)	
2	X B P S D 3 0 P 0 4 0 0 0	AA		C	Screw (3×4)	
		AD			Operation manual(E,F,G,S) (Option · except USA)	
10		AB		С	Rubber spacer (Option · except USA)	
10	3 SPAKA1958ACZZ	AG		D	Packing cushion (Option · except USA)	
10	4 SPAKC1944ACZZ	AK		D	Packing case (Option · except USA)	
10	5 SPAKP2417HCZZ	AK	T	D	Vinyl bag (90×220mm)(Option · except USA)	
10	6 SSAKA0006UCZZ	AA		D	Vinyl bag (50×60mm)(Option·except USA)	
110	7 T C A U H 1 0 1 8 A C Z Z	AN		C	Caution label (Option · except USA)	
1.10	8 XBSSC30P08000	AA		C	Screw/White (3×8)(Option · except USA)	
110	9 XBSSF30P08000	AA		C	Screw/Black (3×8)(Option · except USA)	
10	(Unit)				inch package (This includes No.1 ~23)	(U only
-	1 DUNT-2280ACZZ	BS	N	E	CRT adaptor (92133620)(This includes No.1~23)	
1 gt	T DOM! - 5 5 9 9 4 0 5 5					
 						
L			\top			

Index

		1 11	u e	Х													
	р	ΔDT	S C	7 D E		T		1	PRI	٦ŗ	NĘ	W 1	DAG	÷T-			
,	<u> </u>		3 U	םעט		1 1	۷Q,		RAN	iκ	MAF		PAR				
			C]					7	-			``	IVAIN)	+-			
	CAD	PA1	005	ACO	1	3	-	1	ВС	5 1		-	В	+-	—_		
			D]		***	1		7		+		-	_ . -	+-			
	DFLI	2-1	134/	ACZ.	Z	6	- 1	8	BF	+	N	+	D				. .
	DUN	T – 2	226/	ACZ:	Z	1			BK	_	$\frac{1}{N}$	+		+			
			11				- 90		BK		N		<u>E</u> É	+			
-	DUNT	<u> </u>	227/	CZ.	Z	1.		_	ВK	_	N	-	E				
		7	7			2-	90		BK	_	N	-	E	1-			
	DUNT	-27	2 2 8 A	CZZ	2	Ī			ВK	_	N	┿		+-			
	f	- 1	j .				90		ВK	+	N	+	<u>E</u>	┾			
•	DUNT	-2 2	2 9 A	CZZ	_	1			CE	+	N	+	F	+=	_	_	
- 1	DUNT	-22	2 3 8 A	C Z Z	·	7-		_	<u>U.L.</u>	╁	-N-	+	<u>E</u>	-		<u> </u>	<u> </u>
	DUNT	-22	39 A	CZZ			_		•	+	N		<u> </u>			<u></u>	
	DUNT	-22	40 A	CZZ		7-	<u></u>		- 1	+	N	+	<u> </u>	-		<u> </u>	
- 1	DUNT	-22	4 1 A	CZZ		7-	1	-		╁	N	+	E	-	بنباب	<u> </u>	
L	DUNT	-22	42A	CZZ		7-		_		┿	N	+	E	 ,	<u> </u>		
	DUNT	-22	8 0 A	CZZ	_		901	_	9 S	╁	- <u>N</u>	+	Ē_	1-			
	<u>DUNT</u>	-23	07A	CZZ			45		3 K	╁	_N_	+	Ę	1 1	4.		<u> </u>
E	<u></u> - v	//			=		901		3 K	十		+-	<u> </u>	-			
r [DUNT	K 2 2	3 0 A	CSA	7		61	_	J U	₽	N N	+	E				· .
- 1		. //	. 555		· ·	4-		+-	3 U	+	N	╁	E				
. [DUNT	K 2 2	3 0 A 0	ĊZ7	-+	1-	61		3 0	+-	<u> </u>	+-	E		en emin		
		11		-	-t	4-		-	10	╁	N	+	톨니				
Π	DUNTI	(22	3 1 A (277	+		65 501		*	╀	N_	+	틎ᅱ				
	DUNTH	(22	32A(ZZZ	+	1-	37		: *	⊬	N	+.	릿	<u></u>			
	DUNT	(22	5 3 R i	127	-	1-	54		*	⊦	N	₩.	<u>c</u>]	_			
Ŀ		- 11			\dashv	8- 9	<u> </u>		*	┝	N M	 	Ę	<u> </u>			
_ [DUNTE	22	9 4 R F	127	+	1-	54	-	*	┝╌	N N	+-	<u>E</u>				
L		- //	_		-1-	8- 9		_	*	H	N_	├	E				
	UNTK	229	5 R F	Z 7	+	_	54	_	*_	┝	<u>N</u> _	_	Ē.				
L		"			+	8- 9		*	_	-	N _	_	<u> </u>				
1	UNTK	2 2 9	6 R H	27	+		54	*	_	_	N_		<u> </u>				
	·	11			┿	8 - 9		*			N_	_	Ε				
	UNTK	2 3 3	2 R H	77	┿	_	54	*	\rightarrow	_	N.	_	<u>E</u>				
. 🗔		"			+	8- 9		*	\neg		N_	_	<u> </u>				<u> </u>
0	UNTK	233	3 R H	77	┿		54		_		N	$\overline{}$	<u> </u>				
		"	<u> </u>		+	8-9		*			N						
		[G	1	·	┿	0 3	71	*	* ↓	_	<u>N</u>						
G	CASP	5 0 1	7 S.C.	77	╁	6-	17	-	╌┼			_					
G	LEGG	1 n i	900	77				A I			<u> </u>						
G	LEGG	102	400	77	-		17	<u>A:</u>	_								
F		IJ		<u> </u>	╁╌		26	<u> A /</u>	^ _		-1		;				-
· 1	HNDP			S A	+	1- 5	<u>_</u>		_+								
Ĵ	HNDP	100	5 4 0	7 7	+-		0	A	_		\dashv						
j.	HNDP	500	3 9 0	77	-		<u>0</u>	AI		_	-4	D					
Ť		(L)			+ - 5	'- T	0	A E	<u>-</u>	_		_ <u>c</u>					
L	ANGT			77	+ ,)-	+	^ -		_							
1	PLTPI	0 1	7 4 0	77	_		1	AE	_		[,	<u>_c</u>					
T.	X – B Z 1	02	7 A C C	- <u></u>	-	- 1 - 7	_	AB	_		4	_ <u>c</u>				_	
ΙŪ	K-BZ1	102	7 A C 7	77	_			A B			_	C					
100	(-BZ1	1 4	1007	7 7	-		_	A B				<u>_c</u>				_	
-		"	1002		- +			<u> </u>				C					
D	(-BZ1		7007	7-	9		_	<u> </u>	_			<u>c</u>					
15	(-BZ1	181	002	;	1	_	_	AA	_		_	С	上				
_		[M]		-	1	- 62	+	A B	4-		_	C					
MS	PRP1	0 0 2	1007	7	9		+		4	_	-4-				_		
H.,		P)	<u> </u>	-	<u> </u>	3	- -	A_L	- -	N	_ _	С			_		
PC	APH1	012	A C 7	7	_		 	. ~	+-				1				
PČ	ASZ2	<u> </u>	HCZ	Δ	<u>9</u> -		_	A C	+	_	-	Č	_ _				
J			1102	~		15	+-	A C	+-	_		D					一
PC	OVP6	6 3 3	RC7	7		or	+-		+-	_	-	_					乛
PG	UMM1	567	CC 7	7	<u>5-</u>			A B	 -		4	<u>c</u>					
PS	PAG1	<u>, , 7</u>	4C7	∮ ┼	1-		_	A E	+		_	C		_			
P7	ETV1	0 4 1	ACZ	- +	9- 1-	102		\ B	+	•	ᆜ_	<u>c</u>					
F 7	ETV1	042	AC 7	;				\ E		Ň	4_	<u>c</u>				_	
ΡZ	ETV1	147	ACZ:	-	1-	- 9		E	_	<u>N</u>		C	1				
-		y 4 3	10 C	-	1-	42		\ E		<u>N</u> _		<u>C</u>					
		Q J		-	5-	89	₽	<u>E</u>	-	<u>N</u>	+	C			_	_	
QCI	NCMO (SCE	+	0.	D1 .	-	B 4	+-		<u> </u>		1			_	
0ci	VCM1	60	<u> </u>	-+	8-	81	_	M	 _			<u>c</u> _	1.		_		
OC.	VCM1	20	4000	<u>:</u>	9-	_ 5	_	B	 	_		В			:		
OČ:	VCM23		7031	, _	8-	82		Ō.	<u> </u>	_		<u>c</u> _	<u> </u>				
ÖĞ	VCM23	4 5	200F	! 	8-	74		В	<u> </u>			2	\bot				
QCN	CM5 0	160	30 A B	 	8-	60		L	ļ		-	<u>: </u>					
	# CINI 3 U		<u> </u>	<u>' </u>	5-	69	_	Α_	<u> </u>		_	<u> </u>					\exists
OCN	CM 5 0	160	COF	-+	8	72	-	A	<u> </u>		_(_			_		\neg
òči	CW10	57	10 U F		8-	73	<u> A</u>	_			(-	匚		_		\neg
<u>Ö C N</u>	CW11	104	CA	+	9-	-5		₽	<u>. </u>	_	_ (_					
Q C V	CW2 4	150	CET	+	9- 0-	-7	Ą.	_		_	_ (_	\bot				7
OCN	W-12	304	C 2 7	-	9-	8	A	$\overline{}$		_	C		L_				╗
2 U 11	- 1 Z	JYA	UZZ		1-	66	A	R [0	<u> </u>	L_	_			\Box
												-					

		N.		1			1				11:13	ηĖ,	
PARTS CODI	F .	N		PRI	ĈE	N	W	PAI	7 T		_		
		IN	J. —	RAI			Ŕĸ						. , .
QSOCZ 6 4 2 8 A CZ	<u> </u>	8-	68	A	E	_		c		1	- :		_
QSOCZ644DACZ	<u>. Z.</u>	8-	69	A	G.			Ċ	_				_
QSW-P1067ACZ QSW-Z1069ACZ	4_	1-	35	<u> A</u>	<u>כ</u>			В	\neg			- 1	_
[R]		8~	83	A	3			В	\top			1.1	_
RADPA1004ACZ	- -	-				٠.		15	\Box			1 1	
# ### ### ### ########################		3-	1	В.		<u></u>	_	<u>-B</u>		·· ·			_
RADPA1006ACZ	7	3- 3-	-1	BF	_	<u>:</u>		<u> </u>		200	3.7	- 1.7	_
//	<u>-</u>	3-	1	B (_			<u> </u>	_Ŀ		1 1		
RADPALUUTACZ	7	3-	<u> </u>	_B C		<u>-</u>	=	<u>B_</u>	=		22 17	1 177	=
"		3-	-	B P					<u> </u>		77 g		
RADPA1008ACZ	A	3-	1	BP	_	<u>.</u> ,	+	_ <u>B</u> _	4	<u> </u>			
//		3-	$\frac{1}{1}$	BP		7	-4	<u> </u>	4:	<u> </u>		<u> </u>	
RADPA1009ACZ	Z T		ī	ΒP	_	-	-	8	÷			y2 .	_
RADPA1010ACZ	z	3-	1	BP		. 3	+	<u>В</u>					
RADPA1011ACZ	Z	3-	1	BQ	+		+	B	╁	-,-	·_		
RADPA1012ACZ	Z	3	1.	ВQ	✝		+	-8-	+			1	
RADPA1013ACZ	2	3-	1	ВÔ	\top	N	+	B	+=		=-		_
RALMB1007HCZ	<u>' </u>	1- 2	19	AK	$^{+}$		1	Č	1-				_
RC-KZ1054CCZ		5-	10	AB	1			Č	+			1.5	_
·	_		0 [ΑВ	7=	- 1	7	Ċ					-
PCOPE S 2 2 DO 2 2			9	AB	Γ			č	1				- ;
RCORF6632RCZZ			0	A C	Γ	. :		C					_
RCRSP1034ACZZ RCRSP1039CCZZ			9	A D	\perp		3	В	T				<u> </u>
RCRSQ1017ACZZ	-	8- 8	-	ΑG	L		I	В	Γ				-
RCRSQ2044HCZZ		8- 8	-	A P	L	_(1	В					
RCRSQ2045HCZZ	\dashv	8- 8 8- 8	- !-	<u> </u>	L	_		В	匚		_		_
1/	-+-	8- 8 9- 1	_	AH.	+	_	4	<u>B</u>	<u> </u>			_	_
RCRSQ2046HCZZ		9- 1		A H A H	\vdash		+	B	<u>Ļ</u>				
RMPTC4102QCJB	7	8- 2	_	A B	╀		+	<u>B</u>	<u> </u>				_
RMPTC4152OCJB	_	8- 2	_	AC	╀	N	+	В	_				
RMPTC44720C1B		8- 27		AB	┢	14	╁	B :	├-				
RMPTC4553QCJB		8- 29		AB	┝	4	┼─	<u>в</u>	<u>ا</u>	·······			_
RMPTC7123QCJB		8- 24	_	A C		<u>N</u> .	+	B	-			_	
RMPTC8472QCJB		8- 26		4 B		N	\vdash	B	_	<u> </u>	- -		_
RMPTC8563QCJB		8- 28	7	١C		_	1-	B	_				_
RVR-P1009ACZZ		5- 24	1	ĬΕ		N		В					<u> </u>
SPAKA1958ACZZ	_		╄		_					_			
SPAKA1982ACZZ		<u> 103</u>		\ G						-			_
SPAKA5416SCZZ	_	5- 14	_	E		•		<u> </u>	_	-			_
SPAKC1944ACZZ		- <u>26</u> - 104	_	В	٠	_	_	D .	<u> </u>				\neg
SPAKP2417HCZZ		- 104 - 105	_	K			_	$\downarrow \downarrow$					\Box
SSAKA0006UCZZ	_	- 106	_	A	_		_	-+	_				_
SSAKAOOOO6WCZZ		- 7	+	B	÷	_	1	-	_				_[
SSAKA0019SCZZ	6			Ä	-	-1	-		-		-		4
SSAKH0011HCZZ	. 6	- 11		A	_	-			_		_		4
SSAKH0015HCZZ	6	- 19	A		_	\dashv	Ċ		·	-			4
SSAKH5002CCZZ	6	2	Α	A					_		- -		-
TCANULARIA A DE				. 1					1				\dashv
TCAUH1018ACZZ Tinsm1021HCZZ		107	Α	N.			· C		_	<u> </u>			4
TLABM1338ACZZ		101	Α.			\Box	D						1
TLABM1338ACZZ TLABP1317ACSA		25	A		N		C			Ū.			1
TLABP1317ACZZ	[] -		Α.			٦,	C				:	-	7
[U]	Į-	44	Α.	<u>u</u>		-1	_ <u>c</u>						7
UBATZ 1003ACZA	1-	71	8 /	_		+		-]
	6-		B /		_	+	A						Ţ
[V]				`		+	_^	-			: -		
VCCCPU1HH150J	9-	13	A	abla	.	+	Ċ	+	-			——	1
VCCCTS1HH100J	8-	31	A A		N.	$^+$	č	+					1
VCCCTS1HH150J	8-	35	A A		N		č			_			ł
VCCCTS1HH180J	8-	36	A A		N		Ĉ	1-		1	 -		ł
VCCCTS1HH220J VCCCTS1HH330J	8-	_37	A A		N		C	1	•				•
# # # # # # # # # # # # # # # # # # #	8-	38	A A		Ν	·	C						ı
VCCCTS1HH470J	8~	38	<u> </u>	_	N		C						l
"	8- 8-	39	AA	_	_		Č		_				
VCEAEA1CW106M	8-	42	AA		N.	+	C	4-					1
CEAEU1AW336M	5-		AA		N N	╁	C	+		<u> </u>		<u>.</u>	
CEAEUIHW105M	5-	33	AA	_	N.	╁	C	+					
105.00	_8-		AA		N	1	<u>C</u>		· . · .			\dashv	
CEAGU1EW476M	5-	95	AΒ			1	č	_				\dashv	
CKYPU1HB102K	9-		A A			Ι.	.C		_			\dashv	
CKYTS1HB102K CKYTS1HB103K	8-		A A		V	L	C	Ι			 -	\exists	
CQYNU1HM473K	8-		A A	1	<u> </u>	_	C_						
CSAVU1AE336M	5- 9-		AB.	+		_	<u>c</u> _	<u> </u>					
CSAVUICE476M	9- 5-		A D	+-		_	<u>c</u>	1					
	<u> </u>	<u> </u>	4 H	<u> </u>	<u> </u>		<u>c</u> _	Ц_					

PARTS CODE	NO.	PRICE RANK	NEW MARK	PART RANK	
VHDDSS133HV-1	8- 60	AAA	MANN	В	
VHD1N4148//-1	5- 61	ΑA		В	
VHD1SS108//-1	5- 64	AB		B	
// // // // // // // // // // // // //	8- <u>59</u> 5- 62	A B		В	
VHEHZ3ALL//-1 VHIBA6251AF-1	8- 55	AE	N	В	
VHILU57844P-1	8- 47	ΑU	N	В	
VHiLZ93D13/-1	9- 16	AQ		B	
VHILZ93J21/-1	8- 51 8- 50	B C B A	N N	B	
VH LZ95H12/-1 VH MN1280T/-1	5- 47	AE		B	
VH I M 4 4 5 4 - 1 2 P Z	8- 46	ΑU	N	В	
VHiSC4720//-1	9- 17	BE		В	
VHITC4S71F/-1_	8- 44 8- 45	A C		<u>B</u>	
VH i TC4S81F/-1 VH i TC5563-15L	8- 45 9- 18	AU		l B	
VHITC8565F/-1_	8- 52	BB.		В	
VH i T 7 4 L S 2 4 4 - C	9- 19	A K		В	
VHI27C51AAA0A	8- 61	BF	N	B	
VH i 27C51AAA1A	8- 61 9- 20	BF BF	<u>N</u> _	<u>В</u> В	 -
VH i 5 7 1 2 8 A A A O B VH i 7 9 M 1 2 A U C - 1	5- 37	AP	N	 	
VHPGL3HD43/-1	1- 34	AB		В	
VHPGL3NG43/-1	1- 33	AA		В	
VHPPW17-256A1	1- 8	BM	N_	D	├ ───
VRD-HT2EY101J	5- 3	A A	├ ──	C	
VRD-HT2EY102J VRD-HT2EY103J	5- 5 5- 6	AA	 	l č	<u> </u>
VRD-HT2EY104J	5- 7	AA		C_	
VRD-HT2EY120J	5- 8	AA		C	
VRD-HT2EY122J	5- 1	A A	↓	L C	 -
VRD-HT2EY163J	5- 9 5- 2	AA	N	+ <u>c</u>	
VRD-HT2EY2R2J VRD-HT2EY222J	5- <u>2</u> 5- 10	AA	 ^	+ c	
VRD-HT2EY222J VRD-HT2EY224J	5- 11	AA	\vdash	C	
VRD-HT2EY271J	5- 12	AA		C	
VRD-HT2EY272J	5- 14		N_	<u> </u>	
VRD-HT2EY332J	5- 13 5- 15		+-	C	
VRD-HT2EY472J VRD-HT2EY561J	5- 15 5- 16		+	 č	
VRD-HT2EY562J	5- 17		1	C	
VRD-HT2EY822J	5- 18			C	
VRD-HT2HY221J	5- 4		-	<u>C</u>	
VRD-RC2EY000J	8- 22 8- 22		┿	C C	+
	8- 22		╅┈	č	
VRD-RC2EY102J	1- 25			С	
VRD-RC2EY103J	9- 21		ļ. <u> </u>	C	
VRD-RC2EY470J	9- 27		 N	<u> </u>	
VRNHT2EK1072F	5- 19 5- 20		N N	C	
VRNHT2EK1241F VRNHT2EK4122F	5- 21		_	Ċ	
VRS-TP2BD100J		1 AA		С	
VRS-TP2BD102J	-	2 A A	1	C	
VRS-TP2BD103J		3 A A	 N	C	
VRS-TP2BD104F VRS-TP2BD104J		4 AA 5 AA		C	
VRS-TP2BD1043		7 A A		Ċ	
VRS-TP2BD152J	8-	8 ÅA		Ç	
VRS-TP2BD153J		9 A A		Ç	
VRS-TP2BD222J	8- 1			C	
VRS-TP2BD303F VRS-TP2BD333F	8- <u>1</u> 8- 1		_	Č	
VRS-TP2BD3331		3 A A		C	
VRS-TP2BD392J	8- 1	4 A A		C	
VRS-TP2BD470J		5 A A		C	
VRS-TP2BD471J		6 AA		C	
VRS-TP2BD474J VRS-TP2BD560J		8 A A		c	
VRS-TP2BD562J		9 A A		С	
VRS-TP2BD563J	8- 2	A A		C	
"		0 A A		<u> </u>	
VRS-TP2BD683J		21 AE		C B	
VS2SA673AB/-1		3 A E		B	
VS2SC2021-/-1	- - 	··	_		
XBPSC30P08000	1- 4	16 A A		C	
XBPSD30P04000		38 A /		Ç	
"		23 A / 30 A /		C	
XBPSD30P06000	1 1-	M /			

DADTE CODE	NO.	PRICE	NEW	PART	
PARTS CODE XBPSD30P06000	NO. 5- 67	RANK	MARK	RANK	
XBPSD30P08000	1- 18	AA		С	
XBPSF30P08000	1- 46	AA		C	
XBSSC30P08000 XBSSF30P08000	9- 108 9- 109	A A		C	
XUPSD30P06000	1- 59	AΑ		С	
XUPSD30P08000	1- 13	A A		С	
[0] 0CFR562761/01	2- 1	ΑH	N	c	
OCFR562761/02	2- 2	ΑH	N_	C	
OCFR562761/03	2- 3 2- 4	AH	<u>N</u>	C	
OCFR562761/04 OCFR562761/05	2- 5	AH	N	C	
OCFR562761/06	2- 6	ΑH	N	C	
OCFR562761/07 OCFR562761/08	2- 7 2- 8	HA HA	N N	C	
OCFR562761/09	2- 9	AH	N	C	
OCFR562761/10	2- 10	AH	N	C	
OCFR562761/11 OCFR562761/12	2- 11 2- 12	AH	N N	C	
OCFR562761/13	2- 13	AH	N	С	
OCFR562761/14	2- 14	A H	N N	C	
0CFR562761/15 0CFR562761/16	2- 15 2- 16	AH AH	N N	C	
OCFR562761/17	2- 17	AG	N	С	
OCFR562761/18	2- 18	AG	N N	C	
0CFR562761/19 0CFR562761/20	2- 19 2- 20	AG	N N	C -	
OCFR562761/21	2- 21	AG	N	C	
OCFR562761/22	2- 22	AG	N N	C	
0CFR562761/23 0CFR562761/24	2- <u>23</u> 2- 24	A G	- N	C	
OCFR562761/25	2- 25	AG	N	C	
OCFR562761/26	2- 26	AG	N N	C _	
OCFR562761/27 OCFR562761/28	2- 27 2- 28	AG	N	 č	
OCFR562761/29	2- 29	AG	N	C	
OCFR562761/30	2- 30 2- 31	AG	N N	C -	1
0CFR562761/31 0CFR562761/32	2- 31	AG	N	C	
OCFR562761/33	2- 33	A G	N	Ç	
OCFR562761/34	2- 34	AG	N N	C C	-
0CFR562761/35 0CFR562761/36	2- 36	AG	N	C	
OCFR562761/37	2- 37	A G	N N	C	
0CFR562761/38 0CFR562761/39	2- 38 2- 39		N N	+ c -	
OCFR562761/40	2- 40	AG	N	C	
OCFR562761/41	2- 41		N N	C	
0CFR562761/42 0CFR562761/43	2- 42 2- 43		N	C	
OCFR562761/44	2- 44	A G	N	C	
OCFR562761/45	2- 45		N	- <u>C</u> -	
OCFR562761/46 OCFR562761/47	2- 46		Ň	C	<u> </u>
OCER562761/48	2- 48		N	Ç	
0CFR562761/49 0CFR562761/50	2- 49		N N	C C	
OCFR562761/51	2- 5		N	С	
OCFR562761/52	2- 5		N.	C	
0CFR562761/53 0CFR562761/54	2- 5		N N	C	-
0CFR562761/55	2- 5		N	C	
OCFR562761/56	2- 5			C	
0CFR562761/57 0CFR562761/58	2- 5			- c	
OCFR562761/59	2- 5	9 A G	N	C	
OCFR562761/60	2- 6			C	
0CFR562761/61 0CFR562761/62	2- 6 2- 6			c	
OCFR562761/63	2- 6	3 A G	N	С	
OCFR562761/64	2- 6			C	-
OCFR562761/65 OCFR562761/66	2- 6			С	
OCFR562761/67	2- 6	7 A G	N	С	
DCFR562761/68	2- 6			C	
0CFR562761/69 0CFR562761/70		9 AK			
OCFR562761/71	2- 7	1 A C	i N		
OCFR562761/72	2- 7	2 A C	<u> </u>	С	

		· · · · · · · · · · · · · · · · · · ·	. 1	- I	-1			
i L		CODE	NO.	PRIC				
	OCFR562		2- 7	3 A M		С	-	
	OCFR562			4 AG	N	C		
H	OCFR 5 6 2 : OCFR 5 6 2 :	761/75		5 AH	N	C		
	OFR562			6 AH 7 AH	N N	Ç		
		761/78		8 AH	N N	C		
- F	CFR562	61/79		9 A G	+ N	i c	+	··· = 1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1
. [9	CFR5627	61/80	2- 8	-	N	│ č		
	CFR5627		2- 8		N	C		
	CFR5627 CFR5627		2- 8		N	C		
	CFR5627		2- 8		I N	C	-	
: [CFR5627	61/85	2- 8		N.	T C	÷	<u> </u>
	CFR5627		2- 8	6 AG	- N	C	1	1 10 11
	CFR5627 CFR5627		2- 8		N	С	I	<u> </u>
	CFR5627		2- 89		N.	<u>C</u>	_	
	CFR5627		290		N	<u>C</u>	-	
	CFR5627		2- 1		l N	T c	+	A Company of the Comp
	CFR5627		2- 2		N	C	1	
	CFR5627		2- : 3			_ C -		
	CFR5627 CFR5627		2- 4 2- 5		N.	C	4	. 1.1.
	CFR5627		2- 5		N N	C		<u> </u>
0	CFR5627	62/07	2- 7		N N	C	+	
0	CFR5627	62/08	2- 8	AH	N.	č		
10	CFR5627	62/09	2- 9		N	С	I	
	CFR5627 CFR5627		2- 10 2- 11		N.	l C		
	CFR5627		2- 12	AH	N	C	+	
0	CFR5627	62/13	2- 13	AH	N	ťč	+	
	CFR5627		2- 14	АН	N	C	†	
U	CFR5627 CFR5627	$\frac{62/15}{52/15}$	2- 15	AH	N	С		
	CFR5627		2- 16 2- 17	AH	N	C	+	
	CFR5627		2- 18	AG	N N	C	╀	
	CFR5627		2- 19	AG	N	Č	╁	
		52/20	2- 20	AG	N	С	T	
	FR5627		2- 21	AG	N	C	L	
	CFR 5 6 2 7 (CFR 5 6 2 7 (2- 22	AG	N N	<u> </u>	╀	
0 (FR56276	2/24	2- 24	AG	- <u>N</u> -	C	-	
	FR56276		2- 25	AG	N	č	†	
100	FR56276		2- 26	A G	N	С	L	
	FR56276	2/27	2- 27	AG	<u>N</u>	. <u>C</u>		
	FR56276		2- 28	AG	_N_	C	╀	
00	FR56276	2/30	2- 30	AG	N	C	╁	
00	FR56276	2/31	2- 31	A G	_ N	Č	T	
100	FR56276	2/32	2- 32	A.G.	N	C		
100	FR56276	2/33	2- 33 2- 34	AG.	_N	<u> </u>	<u> </u>	
0.0	FR56276	2/35	2- 35	AG	N	C	⊢	
0.0	FR56276	2/36	2- 36	AG	N	Ċ	H	
	FR56276		2- 37	AG	N	C		
	FR56276 FR56276		2- 38	AG	N	C .		
	FR56276		2- 39 2- 40	AG	N N	C		
0 C	FR56276	2/41	2- 41	AG	N	č		
őč	FR56276	2/42	2- 42	AG	N	C	.1 :	
H _C	FR56276 FR56276	2/43	2- 43	A G	N	C .		
	FR56276		2- 44 2- 45	AG	N N	C		
0 C	FR56276	2/46	2- 46	AH	N	C	٠.	
0 C	FR56276	2/47	2- 47.	AG	N	C	-	
	FR56276		2- 48	A G	N.	C		4.1
	FR56276 FR56276		2- 49 2- 50	AG	N I	C		
	FR56276		2- 51	AG	N	C		
0 C	FR56276	2/52	2- 52	A G	N.	C		
βČ	FR56276	2/53	2- 53	AG	N	С	Ş	
00	FR56276 FR56276	2/54	2- 54	AG	N .	C		
	R56276		2- 55 2- 56	A G	N	읏	-	
C	R56276:	2/57	2- 57	AG	N	C		
0 C I	R56276	2/58	2- 58	AH	N	č		*
UCI	R 5 6 2 7 6 2 R 5 6 2 7 6 2	2/59	2- 59	AG	N	С	_	
	· м ч п ソ / Б ′	//hil	2- 60	AG	N.T	С		
0 C I	R562762 R562762	2/61	2- 61 2- 62	A G	N N	C		

	PARTS CODE	1	NA	PRIC	EΠ	NEW	PAR	Ŧ	
			NO.	RAN		MARK	RAN		24 BILA
	OCFR562762/6:	3 7 2	?- · 6	3 A G	_ -	N	С		T 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	OCFR562762/64	1 2	- 6			N ·	č	-	
r i	OCFR562762/6	5 2	- 6		_	N	č	-	7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7
•	OCFR562762/66		- 6			N :	č	-	
.]	OCFR562762/67		- 6		-	N.		4	
. 1	OCFR562762/68		- 6		+	-N	C	÷	1 - 1 - 1 - 1 - 1
	OCFR562762/69		- 69				<u>C</u>		
	OCFR562762/70	_ -			4	N .	<u>C</u>	4	<u> </u>
-	OCFR562762/71				+	N	C	4	1000
-		_ _2	į		=	<u>-N</u>	C	-	<u> </u>
-						<u>N</u>	C		
	OCFR562762/73				1	Ν.	C	_	17
ŀ	0CFR562762/74				-	<u>N</u> :	0	٦	- : - : : : : ; ;
- 1	OCFR562762/75	2		: A H	_l_	N_	C		1 1 1 d d d d
ļ	OCFR562762/7.6	2	76	AH		N	C	- [14 3074011
.	OCFR562762/77	2	77	AH	T	Ñ.	_с	1	1.0
	OCFR562762/78	2-	- 78	AH	\top	N	.iC	1	
_[OCFR562762/79	2	- 79	- A G	1	N -	C	-	- 12: - 12:
_j	OCFR562762/80	2-	80		1	N		7	58 33 11 HY
L	OCFR562762/81	2-		AG	+-	N	Č	+	
ſ	OCFR562762/82	2-		$\overline{-}$	_	N .	č	+	
Γ	OCFR562762/83	2		AG	_	N	C	+	
ſ	OCFR562762/84	1 2			-			+	<u> </u>
f	OCFR562762/85	2-				N .	_ <u>c</u>	+	
t	OCFR562762/86	2-		AG	_	N	<u>: C</u>	1	
۲	OCFR562762/87			AG	_	N	<u>.c</u>	4	<u> </u>
H	OCFR562762/88	2-		A G	_	<u>N</u>	<u> </u>	1	$T_{ij} = T_{ij}$
	OCFR562762/88	2-		A G	-	N	<u> </u>	1	<u>and the same of </u>
		2-	89	AG	-	N	<u>. C</u>	1	3 4 1 1 3
	OCFR562762/90	2-		AG	-	N	С	1	
	OCFR562763/01	2-		AH	_	N	_C	Γ	
	0CFR562763/02	2-	2	A H:		N	C	Τ	
	OCFR562763/03	2-	3	<u>I A H</u>	<u> </u>	N T	C	Τ	
	OCFR562763/04	2	4	ΑH	1	N	C	Τ	
L	OCFR562763/05	. 2-	_ 5	АН	ı	V	С	†	
	OCFR562763/06	2-	6.	AH	1	v l	C	T	
	OCFR562763/07	2-	7	AH	1	v ·	Ċ	۲	-, -,
	OCFR562763/08	2-	8	AH	1		Č	t	-
Ľ	OCFR562763/09	2-	9	A H	-		Č	1	
Ц	CFR562763/10	2-	10	AH	Ī		č	t	
	CFR562763/11	2-	11	AH	'		č	۲	
П	CFR562763/12	7 2-	12	АH		_	č	-	· · · · · · · · · · · · · · · · · · ·
	CFR562763/13	2-	13	ΑH		_	č	H	. 1
_	CFR562763/14	2-	14	AH				1	<u> </u>
	CFR562763/15	2-	15	ΑH	_		<u>Ç</u> .	H	
	CFR562763/16	2-	16		<u> </u>	_	<u>c</u> _	⊢	
	CFR562763/17	2-	17	AH	<u>N</u>	_	Č	L	···
	CFR562763/18	2-	18	AG	N		<u>c</u>	L	
	CFR562763/19			AG	<u> N</u>	_	<u>c</u> _		
	CFR562763/20	2-	19	AG	N	_	C	Ц	<u> </u>
		2-	20	AG	N		C		
		2-	21	AG.	N		C.		1.1
	CFR562763/22	2-	22	AG	Ŋ		С		
쏚	CFR562763/23	2-	23	AG	N	<u> </u>	C ·		<u> </u>
	CFR562763/24	2	24	AG	<u>. N</u>		С		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	CFR562763/25	2-	25	AG	- N		C		
Ü	CFR562763/26	2-	26	AG	_/N	T	C		
	CFR562763/27	2-	27	AG	N		С		7 · 515
ō	CFR562763/28	2-	28.	AG	N		C.		
0	CFR562763/29	2-	29.	AG	_ N		C		
	CFR562763/30	2-	30.	AG	N		Ċ	-	7
	CFR562763/31	2-	31.	AG	ΞÑ	1	č		
0	CFR562763/32	2	32	AG	N		č	_	
0	CFR562763/33		33	AG	N	_	č		
0	CFR562763/34		34	ÄĞ	-N		č	_	
0	CFR562763/35	_	35	AG	N		č †	-	
	CFR562763/36		36	AG	Ň	_	c		
	CFR562763/37		37	ĀĞ	N		c		
0 (CFR562763/38		38	AG	N	_			
0 1	CFR562763/39		39				<u>c</u>		
	CFR562763/40	_	40	AG	- 11	- ' '			
ŏ	CFR562763/41			AG	<u>N</u>		<u> </u>		
ň	CFR562763/41		41	AG	N.	_	<u>c</u>	_	
ř	CFR562763/42		42	AG	N	_	<u>-</u> _		19.19
			43	A G	N	_	2	`	
	FR562763/44		14	AG	N	_	2		6
<u>,,</u>	FR562763/45.	2		AN -	N	: : [<u> </u>	L.	
	FR562763/46		16	A H	N	(
υl	FR562763/47		17	A G	N	. (;		77 J 7 1 1
<u>v</u> .	FR562763/48		8	AG	N	\perp		1	
u C	FR562763/49		9	AG	N		;		
<u> 0 C</u>	FR562763/50	2- :	iO	AG	N.	_	;	,	
O C	FR562763/51	2- 5	1	A G	N	1 6	_		
U C	FR562763/52	2- 5	-	AG	N	Ì			
					_		<u>-</u> -		

		PRICE	NEW	PART	
PARTS CODE	NO.	RANK	MARK	RANK	
OCFR562763/53	2- 53	A G	N	C	
0CFR562763/54 0CFR562763/55	2- 54 2- 55	AG	N N	C	
OCFR562763/56	2- 56	AG	N	Č	
OCFR562763/57	2- 57	A G	N	С	
0CFR562763/58	2- 58	AH	N	C	
0CFR562763/59	2- 5 <u>9</u> 2- 60	AG	N N	C	
0CFR562763/60 0CFR562763/61	2- 61	AG	N	č	
OCFR562763/62	2- 62	A G	N	С	
OCFR562763/63	2- 63	AG	N	C_	
OCFR562763/64	2- 64 2- 65	AG	N N	C	
0CFR562763/65 0CFR562763/66	2- 66	AG	N	č	
OCFR562763/67	2- 67	A G	N	С	
OCFR562763/68	2- 68	AG	N	C	
0CFR562763/69	2- 69 2- 70	AK	N N	C	
0CFR562763/70 0CFR562763/71	2- 71	AG	N	č	
OCFR562763/72	2- 72	AG	N	C	
DCFR562763/73	2- 73	A M	N	С	
OCFR562763/74	2- 74	AG	N _N	C	
OCFR562763/75 OCFR562763/76	2- 75 2- 76	AH AH	N N	C	
0CFR562763/77	2- 77	AH	N	č	
OCFR562763/78	2- 78	ΑH	N	С	
OCFR562763/79	2- 79	AG	N	C	
0CFR562763/80	2- 80	AG	N N	C	
0CFR562763/81 0CFR562763/82	2- 81 2- 82	AG	N N	C	
OCFR562763/83	2- 83	AG	N	c	
OCFR562763/84	2- 84	AG	N	C	
OCFR562763/85	2- 85	AG	N	Č	
OCFR562763/86	2- 86	AG	N N	C	
0CFR562763/87 0CFR562763/88	2- <u>87</u> 2- 88	AG	N	c	
OCFR562763/89	2- 89	ĀG	N	Ĉ.	
OCFR562763/90	2- 90	AG	Ñ	С	
OCFR562830-01	2- 1	AH	N_	C	
OCFR562830-02	2- 2 2- 3	AH	N N	C	
OCFR562830-03 OCFR562830-04	2- 4	AH	N	C	
0CFR562830-05	2- 5	AH	N	C	
OCFR562830-06	2- 6	AH	N	C	
OCFR562830-07	2- 7	AH	N	<u> </u>	<u> </u>
0CFR562830-08 0CFR562830-09	2- <u>8</u> 2-9	AH	N N	C	
OCFR562830-10	2- 10	AH	N	C	
OCFR562830-11	2- 11	AH	N	С	
OCFR562830-12	2- 12	AH	N	<u>C</u> _	
0CFR562830-13	2- 13 2- 14	AH	N	C	
OCFR562830-14 OCFR562830-15	2- 14	AH	N	l č	
DCFR562830-16	2- 16	AH	N	C	
OCFR562830-17	2- 17	AG	N	C	
OCFR562830-18	2- 18	AG	N N	C	<u></u>
OCFR562830-19 OCFR562830-20	2- 19 2- 20	AG	N N	C	
OCFR562830-20	2- 21	AG	N	C_	
OCFR562830-22	2- 22	AG	N	С	
OCFR562830-23	2- 23	AG	N	Ç	ļ
0CFR562830-24	2- 24	A G	N N	C	
OCFR562830-25 OCFR562830-26	2- 25 2- 26	AG	N N	C	
OCFR562830-27	2- 27	AG	N	Ċ	
OCFR562830-28	2- 28	AG	N	С	
OCFR562830-29	2- 29	AG	N N	C C	
OCFR562830-30 OCFR562830-31	2- 30 2- 31	AG	N N	l č	
0CFR562830-31	2- 32	AG	N	С	<u> </u>
OCFR562830-33	2- 33	A G	N	С	
OCFR562830-34	2- 34	AG	N	C	ļ. <u></u>
0CFR562830-35	2- 35	AG	N N	C	
0CFR562830-36 0CFR562830-37	2- 36 2- 37	AG	HN-	l c	
0CFR562830-37	2- 38	AG	N	С	
OCFR562830-39	2- 39	AG	N	C	
OCFR562830-40	2- 40	AG	N N	C	
0CFR562830-41 0CFR562830-42	2- 41	AG	N N	C	
UUFK30203U-42	1 42	1 7 0		 _	

PARTS CODE	NO.	PRICE	NEW	PART	
OCFR562830-43	2- 43	RANK A G	MARK N	RANK	
OCFR562830-44	2- 44	AG	N	Ċ	
OCFR562830-45	2- 45	AN	N	С	
0CFR562830-46	2- 46	AH	N	C	
0CFR562830-47 0CFR562830-48	2- 47 2- 48	AG	N	ပ	
0CFR562830-49	2- 49	AG	N	C	
OCFR562830-50	2- 50	A G	N	С	
OCFR562830-51	2- 51	A G	N	C	
OCFR562830-52 OCFR562830-53	2- 52 2- 53	AG	N N	C	
OCFR562830-54	2- 54	AG	N	Č	
OCFR562830-55	2- 55	A G	N	C	
OCFR562830-56	2- 56	A G	N	С	
OCFR562830-57	2- 57	A G	N N	C	
0CFR562830-58 0CFR562830-59	2~ 58 2- 59	AH	N N	C	
0CFR562830-60	2- 60	AG	N	C	
0CFR562830-61	2- 61	AG	_N_	С	
OCFR562830-62	2- 62	AG	N N	C	
0CFR562830-63 0CFR562830-64	2- 63 2- 64	AG	N N	C	
OCFR562830-65	2- 65	AG	N	C	
OCFR562830-66	2- 66	AG	N	С	
0CFR562830-67	2- 67	AG	N.	C	
0CFR562830-68 0CFR562830-69	2- 68 2- 69	AG	N N	C	
0CFR562830-69 0CFR562830-70	2- 70	AG	N	c	
OCFR562830-71	2- 71	AG	N	C	
OCFR562830-72	2- 72	AG	N.	С	
OCFR562830-73	2- 73	AM	N N	C	
0CFR562830-74 0CFR562830-75	2- 74 2- 75	AG	N N	C	
0CFR562830-76	2- 76	AH	N	Č	
0CFR562830-77	2- 77	ΑH	N	С	
0CFR562830-78	2- 78	AH	N	<u>c</u>	
0CFR562830-79	2- 79 2- 80	AG	N N	C	
0CFR562830-80 0CFR562830-81	2- 81	AG	N	-č	
0CFR562830-82	2- 82	AG	N	С	
OCFR562830-83	2- 83	AG	N	C	•
0CFR562830-84	2- 84 2- 85	AG	N N	C	
0CFR562830-85 0CFR562830-86	2- 85 2- 86	AG	N	-	
OCFR562830-87	2- 87	AG	N	Ċ	
OCFR562830-88	2- 88	A G	N	C	
0CFR562830-89	2- 89	AG	N.	ļ <u>c</u>	
0CFR562830-90 0CF56A185F///	2- 90 2- 102	AG	N	C C	
OCF 5 6 A 5 1 4 B ///	2- 107	AK	N	Č	
DCF56B036A///	2- 103	ΑQ	N	C	
OCF56B036B///	2- 103	ΑQ	N N	C	
OCF56H089A/// OCF56H089B///	2- 106 2- 106	B D B D	N N	C C	
0CF560088B///	2- 109	AA	' '	C	
OCF560940A///	2- 111	AA		C	
OCF561565A///	2- 110	AA	ļ	C	
0CF564965C///	2~ 108 2~ 112	A A	N	C B	1
0CF565033M/// 0CF565524B///	2- 112	AB	N N	 -	
0CF565665A///	2- 104	AB		Č	
OCF567664C///	2- 101	A A	N	C	
0CF567664D///	2- 114	AA	N N	C	
0CF567955A/// 0GM1335/////	2- 113 1- 41	A A B Z	N	E	
UGM1333/////	5- 901	BZ	N	E	
OGM13362950//	5- 22	ΑĎ	N	C	
OGM14147051//	8- 30	A M	N	В	
0GM18120220//	5- 23 5- 25	AF	N N	C	-
0GM18130301// 0GM18150202//	5- 26	AF	N N	B	
0GM18130202/	5- 27	AB	N	С	
OGM20210486//	8- 34	A C	N	C	
"	8- 34	A C	N N	C	ļ
0GM20247302//	5- 28 5- 29	A B A B	N N	C	
0GM20256105// 0GM24122800//	5- 32	AG	N	C	
0GM24210618//	5- 34	AC	N	C	
OGM24210631//	5- 35	AC	N	C	
0GM24210827//	5- 3 6	AD	N	C	I

0 GM 2 4 2 2 2 6 1 9 // 5- 38			**	PRICE	LNEW	DADE	л — ;-
GM24222702/		PARTS CODE	NO.			PART RANK	
0 GM2 42 33 50 3// 5- 40 AB N C C 0 GM2 42 33 51 12/ 5- 41 AC N C C 0 GM2 42 33 51 12/ 5- 42 AC N C C 0 GM2 42 47 75 07/ 5- 43 AB N C C 0 GM2 42 47 75 07/ 5- 43 AB N C C 0 GM2 42 47 75 07/ 5- 43 AB N C C 0 GM2 42 47 75 07/ 5- 44 AB N C C 0 GM2 42 47 75 07/ 5- 44 AB N C C 0 GM3 02 74 38 38 // 8- 43 AE N B D C N C D GM3 02 74 38 38 // 8- 43 AE N B D C N C D GM3 02 74 38 38 // 8- 44 AB N C C 0 GM3 02 74 38 38 // 8- 44 AB N C C 0 GM3 02 74 38 38 // 8- 44 AB N C C 0 GM3 02 74 38 38 // 8- 45 AF N B D C N C N C N C N C N C N C N C N C N C							
DGM24233611//							
OGM24233612// 5- 42 AC N C	-	0GM24233611//				<u> </u>	-
DGM24247715// 5- 44 AB N B				AC		-	laginali nili
OGM30274383//							1 1
OGM30870201// S-46 B-U N B					_		<u> </u>
0 GM 30 8 8 2 5 0 3 // 5 - 45	ì.						
OGM3 11 10 70 0				ВК	+		
GGM3 11 7 9 0 5 2				+			
DGM3 15 1 4 8 6 6	-						
OGM3 15 1 4 8 9 4							
OGM321102000/				+		_	
OGM3 2 1 1 2 1 3 1	1.						
OGM3 2 1 2 7 1 2 0	_						77.77.77.77
OGM3 2 18 0 5 0 0	: 1			·			
0 GM3 2 2 1 4 4 4 0 /	1	OGM32180500//:					
OGM3 2 2 1 4 4 0							
OGM3 2 2 8 5 5 0 0	٠.						
OGM3 31 0 10 0 4	.						
OGM3 3 1 0 1 0 4 0 /	Į	OGM33101004//					- 1
OGM3 31 0 5 2 0 1	ſ		5- 58	AR	N	В	
OGM3 3 3 5 2 2 9 0	, }						
OGM33352501//	1						
0 GM 3 7 6 4 1 2 5 3 // 8 - 62	ŀ		+				
OGM37674003//					_		
OGM37674323// 8-65 AE N B OGM40133500// 1-40 AL N C " 5-66 AL N C OGM40133600/ 1-17 AC N C OGM40133600/ 1-129 AD N C OGM40133606// 1-29 AD N C OGM40133606// 1-55 AG N C OGM40133606// 1-55 AG N C OGM40133606// 1-55 AG N C OGM40133606// 1-51 AD N C OGM40133606// 1-51 AD N C OGM4013361// 1-51 AD N C OGM4013361// 1-76 AC N C OGM40133611// 1-76 AC N C OGM40133611// 1-76 AC N C OGM40133611// 1-76 AC N C OGM40133611// 1-36 AC N C OGM41100611// 6-21 AA N C OGM44700065/ 1-3 AC N C OGM4700065/ 1-3 AC N C OGM4700065/ 1-3 AC N C OGM50300917// 8-70 AK N C OGM50300917// 8-70 AK N C OGM50302518// 8-71 AN N C OGM50402625// 5-70 AC N C OGM50402625// 5-71 AN N C OGM50402625// 5-71 AN N C OGM50402625// 5-71 AN N C OGM50402625// 5-71 AN N C OGM50403433// 8-77 AM N C OGM504034335// 8-79 AF N C OGM52113355// 5-78 AQ N B OGM52313355// 5-78 AQ N B OGM52313355// 5-80 AG N B OGM52313355// 5-80 AG N B OGM52113355// 5-80 AG N B OGM52113355// 5-80 AG N B OGM52113355// 5-80 AG N B OGM52100171// 5-78 AP N C OGM60201500// 6-24 AD N C OGM60201510// 6-24 AB N C	Į					В	
0GM37674323// 8-66 AF N B 0GM40133500// 1-40 AL N C 0GM40133600// 1-17 AC N C 0GM40133600// 1-17 AC N C 0GM40133605// 1-55 AG N C 0GM40133606// 1-64 AP N C 0GM40133610// 1-51 AD N C 0GM40133610// 1-51 AD N C 0GM40133611// 1-76 AC N C 0GM40133611// 1-76 AC N C 0GM4113611// 1-76 AC N C 0GM41100611// 6-21 AA N C 0GM4100635// 1-3 AC N C 0GM44700065// 1-3 AC N C 0GM50302518// 8-71 AN N C 0GM5040303031// 8-70 AK N<	ŀ						
0 GM4 0 1 3 3 5 0 0 // 1- 40 AL N C 0 GM4 0 1 3 3 6 0 0 // 1- 17 AC N C 0 GM4 0 1 3 3 6 0 0 // 1- 17 AC N C 0 GM4 0 1 3 3 6 0 4 // 1- 29 AD N C 0 GM4 0 1 3 3 6 0 5 // 1- 55 AG N C 0 GM4 0 1 3 3 6 0 6 // 1- 64 AP N C 0 GM4 0 1 3 3 6 0 6 // 1- 64 AP N C 0 GM4 0 1 3 3 6 10 // 1- 51 AD N C 0 GM4 0 1 3 3 6 1 1 // 1- 51 AD N C 0 GM4 0 1 3 3 6 1 1 // 1- 76 AC N C 0 GM4 0 1 3 3 6 1 1 // 1- 76 AC N C 0 GM4 0 1 3 3 6 1 1 // 1- 76 AC N C 0 GM4 0 1 3 3 6 1 1 // 1- 69 AD N C 0 GM4 1 1 0 0 6 1 1 // 6- 21 AA N C 0 GM4 2 2 0 0 0 8 5 // 5- 68 AA N C 0 GM4 2 0 0 0 8 5 // 5- 68 AA N C 0 GM5 0 3 0 0 9 1 7 // 8- 70 AK N C 0 GM5 0 3 0 0 9 1 7 // 8- 70 AK N C 0 GM5 0 3 0 0 9 1 7 // 8- 70 AK N C 0 GM5 0 4 0 0 3 6 4 // 5- 70 AC N C 0 GM5 0 4 0 0 3 6 4 // 5- 70 AC N C 0 GM5 0 4 0 0 3 6 4 // 5- 70 AC N C 0 GM5 0 4 0 2 6 2 5 // 8- 76 AE N C 0 GM5 0 4 0 2 6 2 5 // 8- 76 AE N C 0 GM5 0 4 0 3 4 3 3 // 8- 77 AM N C 0 GM5 0 4 0 3 4 3 3 // 8- 77 AM N C 0 GM5 0 4 0 3 4 3 3 // 8- 77 AM N C 0 GM5 0 1 0 0 3 0 // 5- 72 AD N C 0 GM5 2 1 0 0 3 0 // 5- 72 AD N C 0 GM5 2 1 1 3 3 5 2 // 5- 75 AP N C 0 GM5 2 1 1 3 3 5 2 // 5- 77 AM N C 0 GM5 2 1 1 3 3 5 2 // 5- 77 AM N C 0 GM5 2 1 1 3 3 5 2 // 5- 77 AM N C 0 GM5 2 1 1 3 3 5 2 // 5- 77 AM N C 0 GM5 2 1 1 3 3 5 2 // 5- 77 AM N C 0 GM5 2 1 1 3 3 5 2 // 5- 77 AM N C 0 GM5 2 1 1 3 3 5 2 // 5- 77 AM N C 0 GM5 2 1 1 3 3 5 2 // 5- 78 AQ N B 0 GM5 2 1 1 3 3 5 2 // 5- 78 AQ N B 0 GM5 2 1 1 3 3 5 2 // 5- 78 AQ N B 0 GM5 2 1 1 3 3 5 2 // 5- 78 AQ N B 0 GM5 2 1 1 3 3 5 6 // 5- 81 AT N B 0 GM5 2 1 1 3 3 5 6 // 5- 81 AT N B 0 GM5 2 1 1 3 3 5 6 // 5- 81 AT N B 0 GM5 2 1 1 3 3 5 6 // 5- 81 AT N B 0 GM5 2 1 1 3 3 5 6 // 5- 81 AT N B 0 GM5 2 1 1 3 3 5 6 // 5- 81 AT N B 0 GM5 2 1 1 3 3 5 6 // 5- 81 AT N B 0 GM6 0 2 0 1 5 10 // 6- 24 AB N C 0 GM6 0 2 0 1 5 10 // 6- 24 AB N C 0 GM6 0 2 0 1 5 10 // 6- 24 AB N C 0 GM6 0 2 0 1 5 10 // 6- 24 AB N C 0 GM6 0 2 0 1 5 10 // 6- 24 AB N C 0 GM6 0 2 0 1 5 10 // 1- 52 AD N C	ŀ						
0 GM 4 0 1 3 3 6 0 0 4 / 1- 17 AC N C 0 GM 4 0 1 3 3 6 0 0 4 / 1- 29 AD N C 0 GM 4 0 1 3 3 6 0 6 / 1- 55 AG N C 0 GM 4 0 1 3 3 6 0 6 / 1- 55 AG N C 0 GM 4 0 1 3 3 6 0 6 / 1- 64 AP N C 0 GM 4 0 1 3 3 6 10 / 1- 51 AD N C 0 GM 4 0 1 3 3 6 10 / 1- 51 AD N C 0 GM 4 0 1 3 3 6 1 1 / 1- 76 AC N C 0 GM 4 0 1 3 3 6 1 1 / 1- 76 AC N C 0 GM 4 0 1 3 3 6 1 2 / 1- 76 AC N C 0 GM 4 0 1 3 3 6 1 2 / 1- 76 AC N C 0 GM 4 1 1 0 0 6 1 3 / 1- 69 AD N C 0 GM 4 1 1 0 0 6 1 3 / 1- 69 AD N C 0 GM 4 1 0 0 6 1 3 / 1- 69 AD N C 0 GM 5 0 1 0 2 5 0 0 / 8- 67 AK N C 0 GM 5 0 1 0 2 5 0 0 / 8- 67 AK N C 0 GM 5 0 3 0 2 5 1 8 / 8- 70 AK N C 0 GM 5 0 4 0 2 6 2 5 / 8- 70 AC N C 0 GM 5 0 4 0 2 6 2 5 / 8- 76 AE N C 0 GM 5 0 4 0 2 6 2 5 / 8- 76 AE N C 0 GM 5 0 4 0 2 6 2 5 / 8- 76 AE N C 0 GM 5 0 4 0 3 4 3 3 / 8- 77 AM N C 0 GM 5 0 4 0 3 4 3 3 / 8- 77 AM N C 0 GM 5 0 1 0 0 5 / 5- 71 AN N C 0 GM 5 0 1 0 0 5 / 5- 71 AN N C 0 GM 5 0 4 0 3 4 3 3 / 8- 78 AQ N C 0 GM 5 0 1 0 0 5 / 5- 71 AN N C 0 GM 5 0 1 0 0 5 / 5- 71 AN N C 0 GM 5 0 1 0 0 5 / 5- 71 AN N C 0 GM 5 0 1 0 0 0 0 7 / 5- 72 AD N C 0 GM 5 0 1 0 0 0 0 7 / 5- 72 AD N C 0 GM 5 2 1 1 3 3 5 2 / 5- 73 AM N C 0 GM 5 2 1 1 3 3 5 2 / 5- 74 AC N C 0 GM 5 2 1 1 3 3 5 2 / 5- 75 AF N C 0 GM 5 2 3 1 3 3 5 5 / 5- 81 AT N B 0 GM 5 2 3 1 3 3 5 5 / 5- 81 AT N B 0 GM 5 2 3 1 3 3 5 5 / 5- 81 AT N B 0 GM 5 2 3 1 3 3 5 5 / 5- 81 AT N B 0 GM 5 7 1 1 3 3 5 0 / 5- 81 AT N B 0 GM 5 7 1 1 3 3 5 0 / 5- 81 AT N B 0 GM 5 7 1 1 3 3 5 0 / 5- 81 AT N B 0 GM 5 7 1 1 3 3 5 0 / 5- 81 AT N B 0 GM 5 7 1 1 3 3 5 0 / 5- 81 AT N B 0 GM 5 7 1 1 3 3 5 0 / 5- 81 AT N B 0 GM 5 7 1 1 3 3 5 0 / 5- 81 AT N B 0 GM 5 7 1 1 3 3 5 0 / 5- 81 AT N B 0 GM 5 7 1 1 3 3 5 0 / 5- 81 AT N B 0 GM 5 7 1 1 3 3 5 0 / 5- 81 AT N B 0 GM 5 7 1 1 3 3 5 0 / 5- 81 AT N B 0 GM 5 7 1 1 3 3 5 0 / 5- 81 AT N B 0 GM 6 0 2 0 1 5 1 0 / 6- 24 AB N C 0 GM 6 0 2 0 1 5 1 0 / 6- 24 AB N C 0 GM 6 0 2 0 1 5 1 0 / 6- 24 AB N C 0 GM 6 0 2 0 1 5 1 0 / 6- 24 AB N C 0 GM 6 0 2 0 1 5 1 0 / 6- 24 AB N C	İ			_			
OGM4 0 1 3 3 6 0 4 /		<i>"</i>	 				
OGM4 0 1 3 3 6 0 5 /	L			$\overline{}$	N	С	
0 GM 4 0 1 3 3 6 0 6 // 1- 64 AP N C 0 GM 4 0 1 3 3 6 0 7 // 6- 20 AF N C 0 GM 4 0 1 3 3 6 1 0 // 1- 51 AD N C 0 GM 4 0 1 3 3 6 1 1 // 1- 76 AC N C 0 GM 4 0 1 3 3 6 1 1 // 1- 76 AC N C 0 GM 4 0 1 3 3 6 1 2 // 1- 76 AC N C 0 GM 4 1 1 0 0 6 1 1 // 6- 21 AA N C 0 GM 4 1 1 0 0 6 1 1 // 6- 21 AA N C 0 GM 4 1 1 0 0 6 5 // 5- 68 AA N C 0 GM 4 2 2 0 0 0 8 5 // 5- 68 AA N C 0 GM 4 2 2 0 0 0 8 5 // 5- 68 AA N C 0 GM 5 0 1 0 2 5 0 0 // 8- 67 AK N C 0 GM 5 0 3 0 0 9 1 7 // 8- 70 AK N C 0 GM 5 0 3 0 0 9 1 7 // 8- 70 AK N C 0 GM 5 0 3 0 0 5 1 8 // 5- 70 AK N C 0 GM 5 0 4 0 0 3 6 4 // 5- 70 AC N C 0 GM 5 0 4 0 0 3 6 4 // 5- 70 AC N C 0 GM 5 0 4 0 0 3 6 4 // 5- 70 AC N C 0 GM 5 0 4 0 0 3 6 4 // 5- 71 AN N C 0 GM 5 0 4 0 2 6 2 5 // 8- 76 AE N C 0 GM 5 0 4 0 2 6 2 5 // 8- 76 AE N C 0 GM 5 0 4 0 3 4 3 3 // 8- 77 AM N C 0 GM 5 0 4 0 3 4 3 3 // 8- 77 AM N C 0 GM 5 0 4 0 3 4 3 5 // 8- 79 AF N C 0 GM 5 0 4 0 3 4 3 5 // 8- 79 AF N C 0 GM 5 2 1 0 0 0 3 0 // 5- 74 AC N C 0 GM 5 2 1 1 3 3 5 1 // 5- 75 AF N C 0 GM 5 2 1 1 3 3 5 1 // 5- 75 AF N C 0 GM 5 2 3 1 3 3 5 3 // 5- 78 AQ N B 0 GM 5 2 3 1 3 3 5 5 // 5- 80 AG N B 0 GM 5 2 3 1 3 3 5 5 // 5- 80 AG N B 0 GM 5 2 3 1 3 3 5 5 // 5- 80 AG N B 0 GM 5 7 1 1 3 3 5 0 // 5- 82 AD N A 0 GM 5 7 1 1 3 3 5 0 // 5- 83 AA N C 0 GM 6 0 2 0 1 5 0 8 // 1- 12 AD N C 0 GM 6 0 2 0 1 5 1 0 8 // 1- 12 AD N C 0 GM 6 0 2 0 1 5 1 3 // 1- 52 AD N C 0 GM 6 0 2 0 1 5 1 3 // 1- 52 AD N C 0 GM 6 0 2 0 1 5 1 4 // 1- 52 AD N C	ŀ						
0 GM 4 0 1 3 3 6 0 7 / 6 - 20	ŀ						
OGM4 0 1 3 3 6 1 0 //	-						
0GM40133612// 1-76 AC N C 0GM41100611// 6-21 AA N C 0GM41100613// 1-69 AD N C 0GM42200085// 5-68 AA N C 0GM42700065// 1-3 AC N C 0GM50300917// 8-67 AK N C 0GM50300917// 8-70 AK N C 0GM50400364// 5-70 AC N C 0GM50401414// 8-75 AD N C 0GM50403433// 8-77 AM N C 0GM50403433// 8-77 AM N C 0GM50403433// 8-77 AM N C 0GM50403434// 8-78 AQ N	Τ		1- 51				
0GM41100611// 6-21 AA N C 0GM41100613// 1-69 AD N C 0GM42200085// 5-68 AA N C 0GM50102500// 8-67 AK N C 0GM50102500// 8-67 AK N C 0GM50300917// 8-70 AK N C 0GM50302518// 8-71 AN N C 0GM50400364// 5-70 AC N C 0GM504014144// 8-75 AD N C 0GM50403433// 8-76 AE N C 0GM50403433// 8-77 AM N C 0GM50403433// 8-77 AM N C 0GM50403433// 8-79 AF N C 0GM50403433/ 8-79 AF N C 0GM50700007// 5-73 AM N C 0GM5210033/ 5-74 AC N<	ŀ						
0GM41100613// 1-69 AD N C 0GM42200085// 5-68 AA N C 0GM4470065// 1-3 AC N C 0GM50102500// 8-67 AK N C 0GM50300917// 8-70 AK N C 0GM50300917// 8-71 AN N C 0GM50302518// 8-71 AN N C 0GM5030401414// 8-75 AD N C 0GM50401414// 8-75 AD N C 0GM50402625// 8-76 AE N C 0GM50403402627// 5-71 AN N C 0GM50403433// 8-77 AM N C 0GM50403433// 8-77 AM N C 0GM50403434// 8-78 AQ N C 0GM50403434// 8-78 AP N C 0GM50403433// 8-79 AF N C 0GM50700007/ 5-72 AD N C 0GM50403433// 8-79 AF N C 0GM50700007/ 5-73 AM N C 0GM52100171// 5-75 AF N C 0GM52100171// 5-75 AF N C 0GM52133355// 5-76 AH N C 0GM52313355// 5-77 AM N C 0GM52313355// 5-78 AP N B 0GM52313355// 5-79 AP N B 0GM52313355// 5-80 AP N B	┢						
0 GM 4 2 2 0 0 0 8 5 // 5 68 68 A A N C 0 GM 4 4 7 0 0 0 6 5 // 1 3 A C N C 0 GM 5 0 1 0 2 5 0 0 // 8 67 A K N C 0 GM 5 0 3 0 0 9 1 7 // 8 70 A K N C 0 GM 5 0 3 0 2 5 1 8 // 5 70 A K N C 0 GM 5 0 4 0 0 3 6 4 // 5 70 A C N C 0 GM 5 0 4 0 1 4 1 4 // 8 75 A D N C 0 GM 5 0 4 0 2 6 2 5 // 5 70 A F A E N C 0 GM 5 0 4 0 2 6 2 5 // 5 71 A N N C C 0 GM 5 0 4 0 3 4 3 3 // 5 76 A E N C C 0 GM 5 0 4 0 3 4 3 3 // 8 77 A M N C C 0 GM 5 0 4 0 3 4 3 5 // 8 79 A F N C C 0 GM 5 0 4 0 3 4 3 5 // 8 79 A F N C C 0 GM 5 0 4 0 3 4 3 5 // 8 79 A F N C C 0 GM 5 0 4 0 3 4 3 5 // 8 79 A F N C C	ŀ						
OGM 5 0 1 0 2 5 0 0							
0 GM5 0 3 0 0 9 1 7 // 8- 70			13_	A C	_N_	C	
0 GM5 0 3 0 2 5 1 8 // 8-71 A N N C 0 GM5 0 4 0 0 3 6 4 // 5-70 A C N C 0 GM5 0 4 0 1 4 1 4 // 8-75 A D N C 0 GM5 0 4 0 2 6 2 5 // 5-76 A E N C 0 GM5 0 4 0 2 6 2 7 // 5-71 A N N C 0 GM5 0 4 0 3 4 3 3 // 8-77 A M N C 0 GM5 0 4 0 3 4 3 4 // 8-78 A Q N C 0 GM5 0 4 0 3 4 3 5 // 8-79 A F N C 0 GM5 0 4 0 3 4 3 5 // 8-79 A F N C 0 GM5 1 4 0 0 0 0 6 // 5-73 A M N C 0 GM5 1 4 0 0 0 0 6 // 5-73 A M N C 0 GM5 2 1 0 0 3 0 // 5-74 A C N C 0 GM5 2 1 1 3 3 5 1 // 5-75 A F N C 0 GM5 2 3 1 3 3 5 5 // 5-77 A M N C 0 GM5 2 3 1 3 3 5 5 // 5-78 A Q						$\overline{}$	
0 GM 5 0 4 0 0 3 6 4 // 8 5-70 AC N C 0 GM 5 0 4 0 1 4 1 4 // 8 8-75 AD N C 0 GM 5 0 4 0 2 6 2 5 // 5-76 AE N C 0 GM 5 0 4 0 2 6 2 7 // 5-71 AN N C 0 GM 5 0 4 0 3 4 3 3 // 8-77 AM N C 0 GM 5 0 4 0 3 4 3 4 // 8-78 AQ N C 0 GM 5 0 4 0 3 4 3 5 // 8-79 AF N C 0 GM 5 0 7 0 0 0 0 7 // 5-72 AD N C 0 GM 5 2 1 0 0 3 0 // 5-73 AM N C 0 GM 5 2 1 0 0 1 7 1 // 5-75 AF N C 0 GM 5 2 1 1 3 3 5 1 // 5-76 AH N C 0 GM 5 2 3 1 3 3 5 3 // 5-78 AQ N B 0 GM 5 2 3 1 3 3 5 3 // 5-78 AQ N B 0 GM 5 2 3 1 3 3 5 5 // 5-80 AG N B 0 GM 5 2 3 1 3 3 5 5 // 5-80 AG N B 0 GM 5 3 1 1 3 3 5 0 // 5-82 AD N A 0 GM 5 7 1 1 3 3 5 1 // 5-84 AA N C 0 GM 5 7 1 1 3 3 5 1 // 5-84 AA N C 0 GM 5 7 1 1 3 3 5 1 // 5-84 AA N C 0 GM 5 7 1 1 3 3 5 1 // 5-84 AA N C 0 GM 6 0 2 0 1 5 0 8 // 1-12 AD N C 0 GM 6 0 2 0 1 5 1 3 // 1-5 AD N C 0 GM 6 0 2 0 1 5 1 3 // 1-5 AD N C							
0GM50401414// 8-75 AD N C 0GM50402625// 8-76 AE N C 0GM50402625// 5-71 AN N C 0GM50403433// 8-77 AM N C 0GM50403433// 8-78 AQ N C 0GM50403435// 8-79 AF N C 0GM50700007// 5-72 AD N C 0GM50403435// 8-79 AF N C 0GM50700007// 5-72 AD N C 0GM52100030// 5-74 AC N C 0GM52100171// 5-75 AF N C 0GM52113351// 5-76 AH N C 0GM52113355// 5-77 AM N C 0GM52313355// 5-78 AQ N B 0GM523133355// 5-78 AQ N B 0GM523133355// 5-80 AG <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>							
0 GM5 0 4 0 2 6 2 7 // 5- 71 AN N C 0 GM5 0 4 0 3 4 3 3 // 8- 77 AM N C 0 GM5 0 4 0 3 4 3 4 // 8- 78 AQ N C 0 GM5 0 7 0 0 0 0 7 // 5- 72 AD N C 0 GM5 1 4 0 0 0 0 6 // 5- 73 AM N C 0 GM5 2 10 0 0 3 0 // 5- 74 AC N C 0 GM5 2 10 0 1 7 1 // 5- 75 AF N C 0 GM5 2 11 3 3 5 1 // 5- 76 AH N C 0 GM5 2 3 1 3 3 5 3 // 5- 78 AQ N B 0 GM5 2 3 1 3 3 5 3 // 5- 78 AQ N B 0 GM5 2 3 1 3 3 5 5 // 5- 80 AG N B 0 GM5 2 3 1 3 3 5 5 // 5- 80 AG N B 0 GM5 3 1 1 3 3 5 0 // 5- 81 AT N B 0 GM5 3 1 1 3 3 5 0 // 5- 82 AD N A 0 GM5 3 1 1 3 3 5 0 // 5- 84 AA N C 0 GM5 7 1 1 3 3 5 0 // 5- 83 AA N C 0 GM5 7 1 1 3 3 5 0 // 5- 84 AA N C 0 GM6 0 2 0 1 5 0 8 // 1- 12 AD N		OGM50401414//				$\overline{}$	
0 GM5 0 4 0 3 4 3 3 // 8- 77 AM N C 0 GM5 0 4 0 3 4 3 4 // 8- 78 AQ N C 0 GM5 0 4 0 3 4 3 5 // 8- 79 AF N C 0 GM5 0 7 0 0 0 0 7 // 5- 72 AD N C 0 GM5 1 4 0 0 0 0 6 // 5- 73 AM N C 0 GM5 2 1 0 0 0 3 0 // 5- 74 AC N C 0 GM5 2 1 0 0 1 7 1 // 5- 75 AF N C 0 GM5 2 1 1 3 3 5 1 // 5- 76 AH N C 0 GM5 2 3 1 3 3 5 2 // 5- 77 AM N C 0 GM5 2 3 1 3 3 5 2 // 5- 77 AM N C 0 GM5 2 3 1 3 3 5 3 // 5- 78 AQ N B 0 GM5 2 3 1 3 3 5 5 // 5- 80 AG N B 0 GM5 2 3 1 3 3 5 6 // 5- 81 AT N B 0 GM5 3 1 1 3 3 5 0 // 5- 82 AD N A 0 GM5 5 1 0 0 1 1 6 // 8- 86 AM N B 0 GM5 7 1 1 3 3 5 0 // 5- 83 AA N C 0 GM5 7 1 1 3 3 5 1 // 5- 84 AA N C 0 GM6 0 2 0 1 5 0 8 // 1- 12 AD N C 0 GM6 0 2 0 1 5 1 3 // 1- 52 AD N C 0 GM6 0 2 0 1 5 1 3 // 1- 52 AD N C				ΑE	N ;	С	
0 GM 5 0 4 0 3 4 3 4 4 // 8- 78. AQ N C 0 GM 5 0 4 0 3 4 3 5 // 8- 79. AF N C 0 GM 5 0 7 0 0 0 0 7 // 5- 72. AD N C 0 GM 5 1 4 0 0 0 0 6 // 5- 73. AM N C 0 GM 5 2 1 0 0 0 3 0 // 5- 74. AC N C 0 GM 5 2 1 0 0 1 7 1 // 5- 75. AF N C 0 GM 5 2 1 1 3 3 5 1 // 5- 76. AH N C 0 GM 5 2 3 1 3 3 5 3 // 5- 77. AM N C 0 GM 5 2 3 1 3 3 5 3 // 5- 78. AQ N B 0 GM 5 2 3 1 3 3 5 5 // 5- 78. AQ N B 0 GM 5 2 3 1 3 3 5 5 // 5- 80. AG N B 0 GM 5 2 3 1 3 3 5 6 // 5- 81. AT N B 0 GM 5 3 1 1 3 3 5 0 // 5- 82. AD N A 0 GM 5 3 1 1 3 3 5 0 // 5- 82. AD N B 0 GM 5 7 1 1 3 3 5 0 // 5- 83. AA N C 0 GM 5 7 1 1 3 3 5 1 // 5- 84. AA N C 0 GM 6 0 2 0 1 5 0 8 // 1- 12. AD N C 0 GM 6 0 2 0 1 5 1 3 //<							1
0 GM5 0 4 0 3 4 3 5 // 8-79 AF N C 0 GM5 0 7 0 0 0 0 7 // 5-72 AD N C 0 GM5 1 4 0 0 0 6 // 5-73 AM N C 0 GM5 2 1 0 0 0 3 0 // 5-74 AC N C 0 GM5 2 1 1 3 3 5 1 // 5-75 AF N C 0 GM5 2 11 3 3 5 1 // 5-76 AH N C 0 GM5 2 11 3 3 5 2 // 5-77 AM N C 0 GM5 2 3 1 3 3 5 3 // 5-78 AQ N B 0 GM5 2 3 1 3 3 5 5 // 5-79 AP N B 0 GM5 2 3 1 3 3 5 6 // 5-80 AG N B 0 GM5 2 3 1 3 3 5 6 // 5-81 AT N B 0 GM5 3 1 1 3 3 5 0 // 5-82 AD N A 0 GM5 4 3 0 0 0 2 0 // 1-68 BC N B 0 GM5 7 1 1 3 3 5 1 // 5-83 AA N C 0 GM6 0 2 0 1 5 0 8 // 1-12 AD N C 0 GM6 0 2 0 1 5 1 0 // 6-24 AB N							
0 GM5 0 7 0 0 0 0 7 // 5- 72 A D N C 0 GM5 1 4 0 0 0 6 // 5- 73 A M N C 0 GM5 2 1 0 0 0 3 0 // 5- 74 A C N C 0 GM5 2 1 0 0 1 7 1 // 5- 75 A F N C 0 GM5 2 1 1 3 3 5 1 // 5- 76 A H N C 0 GM5 2 1 1 3 3 5 2 // 5- 77 A M N C 0 GM5 2 3 1 3 3 5 3 // 5- 78 A Q N B 0 GM5 2 3 1 3 3 5 5 // 5- 79 A P N B 0 GM5 2 3 1 3 3 5 5 // 5- 80 A G N B 0 GM5 2 3 1 3 3 5 5 // 5- 81 A T N B 0 GM5 3 3 1 3 3 5 6 // 5- 81 A T N B 0 GM5 3 1 1 3 3 5 0 // 5- 82 A D N A 0 GM5 4 3 0 0 0 2 0 // 1- 58 B C N B 0 GM5 7 1 1 3 3 5 0 // 5- 83 A A N C 0 GM5 7 1 1 3 3 5 1 // 5- 84 A A N C 0 GM6 0 2 0 1 5 0 8 // 1- 12							
0 GM5 2 10 0 0 3 0 // 5- 74 A C N C 0 GM5 2 10 0 1 7 1 // 5- 75 A F N C 0 GM5 2 11 3 3 5 1 // 5- 76 A H N C 0 GM5 2 11 3 3 5 2 // 5- 77 A M N C 0 GM5 2 31 3 3 5 2 // 5- 78 A Q N B 0 GM5 2 31 3 3 5 3 // 5- 78 A Q N B 0 GM5 2 3 1 3 3 5 5 // 5- 80 A G N B 0 GM5 2 3 1 3 3 5 5 // 5- 81 A T N B 0 GM5 3 1 1 3 3 5 0 // 5- 82 A D N A 0 GM5 3 1 1 3 3 5 0 // 5- 82 A D N B 0 GM5 5 1 0 0 1 1 6 // 8- 86 A M N B 0 GM5 7 1 1 3 3 5 0 // 5- 83 A A N C 0 GM5 7 1 1 3 3 5 1 // 5- 84 A A N C 0 GM6 0 2 0 1 5 0 8 // 1- 12 A D N C 0 GM6 0 2 0 1 5 1 3 // 1- 52 A D N C 0 GM6 0 2 0 1 5 1 3 // 1- 52 A D N C 0 GM6 0 2 0 1 5 1 3 // 1- 52 A D N C 0 GM6 0 2 0 1 5 1 4 // 1- 52 A D N C		0GM50700007//	5- 72				
0 GM5 2 10 0 17 1 // 5 - 75 A F N C 0 GM5 2 11 3 3 5 1 // 5 - 76 A H N C 0 GM5 2 3 1 3 3 5 2 // 5 - 77 A M N C 0 GM5 2 3 1 3 3 5 3 // 5 - 78 A Q N B 0 GM5 2 3 1 3 3 5 5 // 5 - 78 A Q N B 0 GM5 2 3 1 3 3 5 5 // 5 - 80 A G N B 0 GM5 2 3 1 3 3 5 6 // 5 - 81 A T N B 0 GM5 3 1 1 3 3 5 0 // 5 - 82 A D N A 0 GM5 4 3 0 0 0 2 0 // 1 - 68 B C N B 0 GM5 5 1 1 0 0 1 1 6 // 8 - 86 A M N B 0 GM5 7 1 1 3 3 5 0 // 5 - 83 A A N C 0 GM5 7 1 1 3 3 5 1 // 5 - 84 A A N C 0 GM6 0 2 0 1 5 0 8 // 1 - 12 A D N C 0 GM6 0 2 0 1 5 1 3 // 5 - 24 A D N C 0 GM6 0 2 0 1 5 1 3 // 5 - 52 A D N C 0 GM6 0 2 0 1 5 1 3 // 5 - 52 A D N C 0 GM6 0 2 0 1 5 1 3 // 1 - 52 A D N C							
0 GM5 2 1 1 3 3 5 1 // 5- 76 A H N C 0 GM5 2 1 1 3 3 5 2 // 5- 77 A M N C 0 GM5 2 3 1 3 3 5 3 // 5- 78 A Q N B 0 GM5 2 3 1 3 3 5 5 // 5- 80 A G N B 0 GM5 2 3 1 3 3 5 5 // 5- 80 A G N B 0 GM5 2 3 1 3 3 5 6 // 5- 81 A T N B 0 GM5 3 1 1 3 3 5 0 // 5- 82 A D N A 0 GM5 3 1 1 3 3 5 0 // 5- 82 A D N A 0 GM5 7 1 1 3 3 5 0 // 5- 83 A A N C 0 GM5 7 1 1 3 3 5 1 // 5- 84 A A N C 0 GM6 0 2 0 1 5 0 8 // 5- 83 A A N C 0 GM6 0 2 0 1 5 1 0 // 6- 24 A D N C 0 GM6 0 2 0 1 5 1 3 // 1- 52 A D N C 0 GM6 0 2 0 1 5 1 3 // 1- 52 A D N C						_	
0 GM5 2 1 1 3 3 5 2 // 5- 77 AM N C 0 GM5 2 3 1 3 3 5 3 // 5- 78 A Q N B 0 GM5 2 3 1 3 3 5 5 // 5- 79 A P N B 0 GM5 2 3 1 3 3 5 5 // 5- 80 A G N B 0 GM5 2 3 1 3 3 5 6 // 5- 81 A T N B 0 GM5 3 1 1 3 3 5 0 // 5- 82 A D N A 0 GM5 4 3 0 0 0 2 0 // 1- 68 B C N B 0 GM5 5 1 0 0 1 1 6 // 8- 86 A M N B 0 GM5 7 1 1 3 3 5 0 // 5- 83 A A N C 0 GM5 7 1 1 3 3 5 1 // 5- 84 A A N C 0 GM6 0 2 0 1 5 1 5 0 8 // 1- 12 A D N C 0 GM6 0 2 0 1 5 1 0 // 6- 24 A D N C 0 GM6 0 2 0 1 5 1 3 // 1- 52 A D N C 0 GM6 0 2 0 1 5 1 4 // 1- 52 A D N C							
0 GM5 2 3 1 3 3 5 3 // 5- 78 A Q N B 0 GM5 2 3 1 3 3 5 5 // 5- 79 A P N B 0 GM5 2 3 1 3 3 5 5 // 5- 80 A G N B 0 GM5 2 3 1 3 3 5 6 // 5- 81 A T N B 0 GM5 3 1 1 3 3 5 0 // 5- 82 A D N A 0 GM5 4 3 0 0 0 2 0 // 1- 68 B C N B 0 GM5 7 1 1 3 3 5 0 // 5- 83 A M N B 0 GM5 7 1 1 3 3 5 1 // 5- 84 A A N C 0 GM6 0 2 0 1 5 0 8 // 1- 12 A D N C 0 GM6 0 2 0 1 5 1 0 // 6- 24 A D N C 0 GM6 0 2 0 1 5 1 3 // 1- 52 A D N C 0 GM6 0 2 0 1 5 1 4 // 1- 52 A D N C		GM52113352//					
0 GM 5 2 3 1 3 3 5 5 5 5 80 A G N B 0 GM 5 2 3 1 3 3 5 5 6 5 81 A T N B 0 GM 5 3 1 1 3 3 5 0 5 5 82 A D N A 0 GM 5 4 3 0 0 0 2 0 7 5 82 A D N A 0 GM 5 5 1 0 0 1 1 6 6 8 B C N B 0 GM 5 7 1 1 3 3 5 0 5 5 83 A A N C 0 GM 5 7 1 1 3 3 5 1 5 5 84 A A N C 0 GM 6 0 2 0 1 5 0 8 1 1 12 A D N C 0 GM 6 0 2 0 1 5 1 0 6 2 4 A B N C 0 GM 6 0 2 0 1 5 1 3 7 1 5 5 A D N C 0 GM 6 0 2 0 1 5 1 3 7 1 5 2 A D N C			5- 78	A Q	N	В	
0 GM 5 2 3 1 3 3 5 6 // 5-81 AT N B 0 GM 5 3 1 1 3 3 5 0 // 5-82 AD N A 0 GM 5 4 3 0 0 0 2 0 // 1-68 BC N B 0 GM 5 5 1 0 0 1 1 6 // 8-86 AM N B 0 GM 5 7 1 1 3 3 5 0 // 5-83 AA N C 0 GM 5 7 1 1 3 3 5 1 // 5-84 AA N C 0 GM 6 0 2 0 1 5 0 8 // 1-12 AD N C 0 GM 6 0 2 0 1 5 1 0 9 // 6-24 AD N C 0 GM 6 0 2 0 1 5 1 3 // 1-52 AD N C 0 GM 6 0 2 0 1 5 1 3 // 1-52 AD N C						_	
0 GM5 3 1 1 3 3 5 0 // 5 - 82 A D N A 0 GM5 4 3 0 0 0 2 0 // 1 - 68 B C N B 0 GM5 5 1 0 0 1 1 6 // 8 - 86 A M N B 0 GM5 7 1 1 3 3 5 0 // 5 - 83 A A N C 0 GM5 7 1 1 3 3 5 1 // 5 - 84 A A N C 0 GM6 0 2 0 1 5 0 8 // 1 - 12 A D N C 0 GM6 0 2 0 1 5 1 0 // 6 - 24 A D N C 0 GM6 0 2 0 1 5 1 0 // 6 - 24 A B N C 0 GM6 0 2 0 1 5 1 3 // 1 - 52 A D N C 0 GM6 0 2 0 1 5 1 4 // 1 - 52 A D N C							
0 GM 5 4 3 0 0 0 2 0 // 1-68 B C N B 0 GM 5 5 1 0 0 1 1 6 // 8-86 A M N B 0 GM 5 7 1 1 3 3 5 0 // 5-83 A A N C 0 GM 5 7 1 1 3 3 5 1 // 5-84 A A N C 0 GM 6 0 2 0 1 5 0 8 // 1-12 A D N C 0 GM 6 0 2 0 1 5 1 0 9 // 6-24 A D N C 0 GM 6 0 2 0 1 5 1 0 // 6-24 A B N C 0 GM 6 0 2 0 1 5 1 3 // 1-52 A D N C 0 GM 6 0 2 0 1 5 1 4 // 1-52 A D N C						_	
0 GM 5 5 1 0 0 1 1 6 // 8-86 AM N B 0 GM 5 7 1 1 3 3 5 0 // 5-83 AA N C 0 GM 5 7 1 1 3 3 5 1 // 5-84 AA N C 0 GM 6 0 2 0 1 5 0 8 // 1-12 AD N C 0 GM 6 0 2 0 1 5 0 9 // 6-24 AD N C 0 GM 6 0 2 0 1 5 1 0 // 6-24 AB N C 0 GM 6 0 2 0 1 5 1 3 // 1-52 AD N C 0 GM 6 0 2 0 1 5 1 4 // 1-52 AD N C	\Box	GM54300020//		BC			
0 GM 5 7 11 3 3 5 1 // 5- 84 A A N C 0 GM 6 0 2 0 1 5 0 8 // 1- 12 A D N C 0 GM 6 0 2 0 1 5 0 9 // 6- 24 A D N C 0 GM 6 0 2 0 1 5 1 3 // 1- 52 A D N C 0 GM 6 0 2 0 1 5 1 3 // 1- 52 A D N C				A M	N	В	
0 GM 6 0 2 0 1 5 0 8 // 1- 12 AD N C 0 GM 6 0 2 0 1 5 0 9 // 6- 24 AD N C 0 GM 6 0 2 0 1 5 1 0 // 6- 24 AB N C 0 GM 6 0 2 0 1 5 1 3 // 1- 52 AD N C 0 GM 6 0 2 0 1 5 1 4 // 1- 52 AD N C							
0 GM 6 0 2 0 1 5 0 9 // 6- 24 AD N C 0 GM 6 0 2 0 1 5 1 0 // 6- 24 AB N C 0 GM 6 0 2 0 1 5 1 3 // 1- 52 AD N C 0 GM 6 0 2 0 1 5 1 4 // 1- 52 AD N C							
0 GM 6 0 2 0 1 5 1 0 // 6- 24 AB N C 0 GM 6 0 2 0 1 5 1 3 // 1- 52 AD N C 0 GM 6 0 2 0 1 5 1 4 // 1- 52 AD N C							
0 GM 6 0 2 0 1 5 1 3 // 1- 52 A D N C 0 GM 6 0 2 0 1 5 1 4 // 1- 52 A D N C		GM60201510//	-		_		
				A D	N	C.	
10 Gm 5 V 2 V 1 3 1 3 / / 1" Z1 A E N C							
	<u></u>		-1- 21.	A E	N	υ	

Г		- TF	,			<u> </u>
	PARTS CODE	NO.	PRICE		PART	
	OGM60201516//	1- 21	RANK	1 1 1 1 1 1 1		
t	0GM60201517//	1- 23	AF	N N	C	
İ	OGM60201518//	1- 23	AF	N N	C	-
ı	0GM60201519//	1- 23	AF	N	C	
[OGM60201520//	1- 23	AF	-N	C	
_[OGM60201522//	6- 27	AC	N	C	
	0GM60201524//	6- 22	AB	N	Č	F. B. F. Carlot
1	OGM60201530//	6- 16	AC	N.	C_	
7	OGM60201541//	1- 22	A H	N	С	1.1
L	OGM60261540//	1- 27	AB	N.	C	Cont.
4	OGM 6 0 3 0 0 1 2 1//	6- 13	AX	N.	D	1 - 1 - 1 - 1 - 1
L	OGM 6 0 3 0 0 1 2 2//	6- 13	BG	N	D	
Ļ	OGM60300123//	6- 13	BA	_N	D	
1	OGM 6 0 3 0 0 1 2 4//	6 23	AG	N_	_ C	
ŀ	0GM61336001//	6-8	AK	N	D	
_Ŀ	OGM61336002//	6-6	AK	_ N	<u>D</u>	7 12 12 12 12 12 12 12 12 14 A
	0GM61336003//	6- 5	AK	N .	D	4 1911
	0GM61400728//	6- 1	A C	N	D	24.1
	0GM61501015//	6- 101	AK	N	D_	9
	0GM61501016//:	6- 9	AN	N	D	
	OGM61501017//	6- 9	AS	N	<u>D</u>	
		6- 101	AK	N	D	17
	OGM61501019// OGM61501020//	6- 9	AN	_ N	<u>D</u>	<u> </u>
	OGM 7 0 1 1 3 3 6 0 //	6- 9	AS	N N	D	<u> </u>
F	0GM70113360//	1- 32	A C	N.	C	<u> </u>
H	# # # # # # # # # # # # # # # # # # #	1- 75 5- 85	A C	N	<u>C</u>	
┢	0GM73133601//	1- 48	A C B C	N N	В	1 1 1
	0 GM 7 3 1 3 3 6 0 2//	1- 28	BE	N .	D	
	OGM73133603//	1- 1	BA	N	D.	
	OGM73133604//	1- 20	AW	N	D D	
	0GM73133605//	1- 72	AN	N	C	
Г	OGM73133606//	1- 2	AC	N	-c	
	OGM73133507//	1- 4	AC	N	-č	
	OGM73133609//	I- 14	AD	N	Č	
	DGM73133611//	1- 48	BC	N	Ď	
	GM73133612//	1- 28	ΒE	N	D	
	OGM73133613//	1- 1	ВА	N	D	
Ц	GM73133614//	1- 20	AW	N	D	·
	JGM73133615//	1- 72	AN	N	C	
	OGM73133616//	1- 2	A C	N	C	
	OGM73133617//	1- 4	A C	N_	C	
_	GM73133619//	1- 14	A D	N	_·c	
	GM81000002//	5- 87	A B	N	C	
-	OGM 8 1 1 0 0 0 5 1//	I- 5	AD	N	<u> </u>	
	GM81300012//	1- 24 5- 88	A D	_ <u>N</u>	_ <u>c</u>	<u> </u>
_	GM81300095//	5- 88 1- 67	A C	N N	C	· -
_	GM81400081//-	-1- 39-	- A H	-N -	C	
	GM81600012//	1- 58	A D	- N	~	·
	GM81600013//	1- 57	AD	N	C	
T	GM91133623//	1- 6	AZ	'n	č	
	GM92126219//	1- 31	ĀĒ	N	č	
	GM92130811//	1- 53	A D	N.	č	
0	GM92133502//	5- 90	AG	N	č	
	GM92133510//	5- 91	A C	N	č	
ഥ	GM92133600//	1- 43	AW	N	С	
<u> </u>	<i>"</i>	5- 92	AW	N	С	
	GM92133603//	1- 15	AT	N	С	
	GM92133604//		AT	N	Ç	
	GM92133670//	1- 74	AY	N	C	
_	GM92133756//	1- 60	AY	N I	C	
	GM991000///	5- 93	AA	N	<u>c</u>	
	0G1473403432 0G1476943000	4- 7	BM	N N	E	
_	0G1476943000 0G1490051603	4- 5 4- 101	AY	N	E	
	0G1490051701	4- 101	CP	N	D	
	0G1553211005	4- 102	BL	N	D E	
	0G1678803909	4- 1	AC	N	D	
ō	0G1678803910	4- 1	AC	N	D	
	0G17967693//	4- 3	AH	N	E	
0	0G1796769609	4- 2	AH		D .	
0	0G1796769610	4- 2	AH	N	D	
0	0G1796772900	4- 4	BP.	N	E	
					-	
		: :			\neg	
_						1.00
_						
_		: .		<u> </u>		

}			
)			
-			

SHARP

COPYRIGHT © 1989 BY SHARP CORPORATION

All rights reserved.

Printed in Japan.

No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without prior written permission of the publisher.

SHARP CORPORATION Information Systems Group Quality & Reliability Control Center Yamatokoriyama, Nara 639-11, Japan 1989 February Printed in Japan (\$)